SN74CBTK6800 10-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS AND ACTIVE-CLAMP UNDERSHOOT-PROTECTION CIRCUIT

SCDS107E	- APR	IL 2000	- REVI	SED C	OCTOBER	2000

	Switch Connection Between Two Ports -Compatible Input Levels	, ,	, OR PW PACKAGE P VIEW)
	ver Off Disables Outputs, Permitting	ON [1	U 24] V _{CC}
	e Insertion	A1 [2	23] B1
Min	puts Are Precharged by Bias Voltage to	A2 [3	22] B2
	imize Signal Distortion During Live	A3 [4	21] B3
	ertion	A4 [5	20] B4
Cire	ive-Clamp Undershoot-Protection	A5 [6	19 B5
	cuit on the I/Os Clamps Undershoots	A6 [7	18 B6
	wn to –2 V	A7 [8	17 B7
	ch-Up Performance Exceeds 100 mA Per SD 78, Class II		· E
- 2 - 2	D Protection Exceeds JESD 22 000-V Human-Body Model (A114-A) 00-V Machine Model (A115-A) 000-V Charged-Device Model (C101)	A10 [11 GND [12	6

description

The SN74CBTK6800 device provides ten bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows bidirectional connections to be made while adding near-zero propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.

The A and B ports have an active-clamp undershoot-protection circuit. When there is an undershoot, the active-clamp circuit is enabled and current from V_{CC} is supplied to clamp the output, preventing the pass transistor from turning on.

The SN74CBTK6800 is organized as one 10-bit switch with a single enable (\overline{ON}) input. When \overline{ON} is low, the switch is on, and port A is connected to port B. When \overline{ON} is high, the switch between port A and port B is open. When \overline{ON} is high or V_{CC} is 0 V, B port is precharged to BIASV through the equivalent of a 10-k Ω resistor.

TA	PACKAG	Eţ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC – DW	Tube	SN74CBTK6800DW	CBTK6800
	3010 - DW	Tape and reel	SN74CBTK6800DWR	CBIR0000
–40°C to 85°C	SSOP (QSOP) – DBQ	Tape and reel	SN74CBTK6800DBQR	CBTK6800
	TSSOP – PW	Tape and reel	SN74CBTK6800PWR	BK6800
	TVSOP – DGV	Tape and reel	SN74CBTK6800DGVR	BK6800

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION	TABLE
----------	-------

INPUT ON	FUNCTION
L	A port = B port
Н	A port = Z B port = BIASV



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SN74CBTK6800 10-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS AND ACTIVE-CLAMP UNDERSHOOT-PROTECTION CIRCUIT SCDS107B - APRIL 2000 - REVISED OCTOBER 2000

logic diagram (positive logic)



[†] Undershoot clamp

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Bias voltage range, BIASV	-0.5 V to 7 V -0.5 V to 7 V -0.5 V to 7 V
	-0.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, I_{IK} (V _I < 0)	
Package thermal impedance, θ_{JA} (see Note 2):	DBQ package 61°C/W
	DGV package
	DW package 46°C/W
	PW package
Storage temperature range, T _{stg}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
BIASV	Supply voltage	1.3	VCC	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
Τ _Α	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74CBTK6800 10-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS AND ACTIVE-CLAMP UNDERSHOOT-PROTECTION CIRCUIT

SCDS107B - APRIL 2000 - REVISED OCTOBER 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIO	NS	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lı = -18 mA				-1.2	V	
VIKU		V _{CC} = 5.5 V,	$0 \text{ mA} \ge I_I \ge -50 \text{ mA},$	<u>OE</u> = 5.5 V			-2	V	
Ц		V _{CC} = 5.5 V,	$V_{I} = 5.5 V \text{ or GND}$				±5	μΑ	
l _{off}		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V},$	BIASV = Open			20	μΑ	
lo		V _{CC} = 4.5 V,	V _O = 0,	BIASV = 2.4 V	0.25			mA	
ICC		V _{CC} = 5.5 V,	$V_I = V_{CC}$ or GND,	IO = 0			20	μΑ	
∆ICC [‡]	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA	
Ci	Control inputs	V _I = 3 V or 0				3		pF	
C _{o(OFF})	V _O = 3 V or 0,	Switch off			8.5		pF	
		$V_{CC} = 4 V,$ TYP at $V_{CC} = 4 V$	V ₁ = 2.4 V,	l _l = 15 mA		11	20		
r _{on} §			$V_{I} = 0$	lı = 64 mA		3	7	Ω	
011		$V_{CC} = 4.5 V$	vI=0	I _I = 30 mA		3	7]	
			V _I = 2.4 V,	lj = 15 mA		6	15		

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡] This is the increase in supply current for each input that is at the specified TTL-voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC} = 4 V	= V _{CC} ± 0.5	CC = 5 V ± 0.5 V UI	
		(001F01)	CONDITIONS	MIN MAX	MIN	MAX	
tpd¶	A or B	B or A		0.35		0.25	ns
^t PZH		A or B	BIASV = GND	6	2	5.1	ns
tPZL	ON	AOID	BIASV = 3 V	6	2	5.6	115
^t PHZ		A or B	BIASV = GND	5.5	1	5	ns
^t PLZ		AOID	BIASV = 3 V	5.5	2	5.9	115

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




SN74CBTK6800 10-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS AND ACTIVE-CLAMP UNDERSHOOT-PROTECTION CIRCUIT SCDS107B - APRIL 2000 - REVISED OCTOBER 2000

undershoot characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
	νουτυ	See Figures 1 and 2, and Table 1	2	V _{OH} -0.3		V
1						

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.






Figure 1. Device Test Setup

Figure 2. Transient Input Voltage Waveform

VALUE	UNIT
See Figure 1	
See Figure 2	V
20	ns
2	ns
2	ns
100	kΩ
11	V
5.5	V
Open	
	See Figure 1 See Figure 2 20 2 2 100 11 5.5


Table 1. Device Test Conditions

[‡]Other B-port outputs are open.



SN74CBTK6800 **10-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS** AND ACTIVE-CLAMP UNDERSHOOT-PROTECTION CIRCUIT

SCDS107B - APRIL 2000 - REVISED OCTOBER 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tPZL and tPZH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74CBTK6800DBQR	Active	Production	SSOP (DBQ) 24	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CBTK6800
SN74CBTK6800DBQR.A	Active	Production	SSOP (DBQ) 24	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CBTK6800
SN74CBTK6800PWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BK6800
SN74CBTK6800PWR.A	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BK6800

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTK6800DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jul-2025



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74CBTK6800DBQR	SSOP	DBQ	24	2500	353.0	353.0	32.0	

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated