






TEXAS INSTRUMENTS

SN74CBT3383C SCDS175A - SEPTEMBER 2004 - REVISED DECEMBER 2022

SN74CBT3383C 10-Bit FET Bus-Exchange Switch 5-V Bus Switch With -2-V Undershoot Protection

1 Features

- Undershoot protection for off-isolation on A and B ports up to -2 V
- Bidirectional data flow, with near-zero propagation delay
- Low on-state resistance (r_{on}) characteristics $(r_{on} =$ 3 Ω typical)
- Low input output capacitance minimizes loading and signal distortion (Cio (OFF) = 8 pF typical)
- Data and control inputs provide undershoot clamp diodes
- Low power consumption (ICC = $3 \mu A$ maximum)
- V_{CC} operating range from 4 V to 5.5 V data I/Os support 0 to 5-V signaling levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V)
- Control inputs can be driven by TTL or 5-V/3.3-V CMOS outputs
- loff supports partial-power-down mode operation
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD performance tested per JESD 22- 2000-V Human-Body Model (A114-B, Class II)- 1000-V Charged-Device Model (C101)
- Supports both digital and analog applications: PCI interface, memory interleaving, bus isolation, lowdistortion signal gating



Logic Diagram (Positive Logic)

2 Applications

- Enterprise servers
- Ethernet switches
- Routers
- Servers
- **Industrial PCs**

3 Description


The SN74CBT3383C is a high-speed TTL-compatible FET bus-exchange switch with low ON-state resistance (ron), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT3383C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBT3383C is organized as a 10-bit bus switch, or as a 5-bit bus-exchange switch with a single output-enable (BE) input that provides data exchanging between four signal ports. The select (BX) input controls the data path of the bus-exchange switch. When \overline{BE} is low, the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{BE} is high, a high-impedance state exists between the A and B ports.

Package Information

r uokago mormation							
PART NUMBER	PACKAGE ⁽¹⁾ BODY SIZE (N						
	DBQ (SSOP, 24)	8.65 mm × 3.90 mm					
SN74CBT3383C	DW (SOIC, 24)	15.40 mm × 7.50 mm					
	PW (TSSOP, 24)	7.80 mm × 4.40 mm					

For all available packages, see the orderable addendum at (1)the end of the data sheet.



Simplified Schematic, Each FET Switch (SW)

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.





Page

Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Description (continued)	3
6 Pin Configuration and Functions	4
7 Specifications	
7.1 Absolute Maximum Ratings	5
7.2 ESD Ratings	. 5
7.3 Recommended Operating Conditions	5
7.4 Thermal Information	6
7.5 Electrical Characteristics	6
7.6 Switching Characteristics	7
7.7 Undershoot Characteristics	7
8 Parameter Measurement Information	8
9 Detailed Description	9
9.1 Overview	9
9.2 Functional Block Diagram	9

9.3 Feature Description	10
9.4 Device Functional Modes	
10 Application and Implementation	. 11
10.1 Application Information	
10.2 Typical Application	. 11
11 Power Supply Recommendations	
12 Layout	.13
12.1 Layout Guidelines	
12.2 Layout Example	
13 Device and Documentation Support	
13.1 Receiving Notification of Documentation Updates.	.14
13.2 Support Resources	. 14
13.3 Trademarks	
13.4 Electrostatic Discharge Caution	
13.5 Glossary	.14
14 Mechanical, Packaging, and Orderable	
Information	. 14

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision * (September 2004) to Revision A (December 2022)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1

•	Added the Applications, Pin Configuration and Functions, ESD Ratings, Thermal Information, Detailed
	Description, Application and Implementation, Power Supply Recommendation, and Layout sections
•	Removed the DGV and DB package information from the data sheet due to (RLOI)




5 Description (continued)

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{BE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

6 Pin Configuration and Functions






Table 6-1. Pin Functions

PIN			DECODIDITION				
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION				
BE	1	I	Active-low input enable pin				
1B1	2	I/O	O pin, can be input or output				
1A1	3	I/O	I/O pin, can be input or output				
1A2	4	I/O	I/O pin, can be input or output				
1B2	5	I/O	I/O pin, can be input or output				
2B1	6	I/O	I/O pin, can be input or output				
2A1	7	I/O	I/O pin, can be input or output				
2A2	8	I/O	I/O pin, can be input or output				
2B2	9	I/O	I/O pin, can be input or output				
3B1	10	I/O	I/O pin, can be input or output				
3A1	11	I/O	I/O pin, can be input or output				
GND	12	G	Ground				
ВХ	13	I	Select pin. This controls the data path of the bus exchange. When BX is low $xA1 = xB1$ and $xA2$ port = $xB2$. When BX is high $xA1 = xB2$ and $xA2 = xB1$				
3A2	14	I/O	I/O pin, can be input or output				
3B2	15	I/O	I/O pin, can be input or output				
4B1	16	I/O	I/O pin, can be input or output				
4A1	17	I/O	I/O pin, can be input or output				
4A2	18	I/O	I/O pin, can be input or output				
4B2	19	I/O	I/O pin, can be input or output				
5B1	20	I/O	I/O pin, can be input or output				
5A1	21	I/O	I/O pin, can be input or output				
5A2	22	I/O	I/O pin, can be input or output				
5B2	23	I/O	I/O pin, can be input or output				
V _{CC}	24	Р	Power pin				

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2) (3) (4) (5) (6)}

	MIN	MAX	UNIT
Supply voltage range, V _{CC}	-0.5	7	V
Control input voltage range, V _{IN} (see notes 1 and 2)	-0.5	7	V
Switch I/O voltage range, $V_{I/O}$ (see notes 1, 2, and 3)	-0.5	7	V
Control input clamp current, I _{IK} (V _{IN} < 0)	-50		mA
I/O port clamp current, I _{I/OK} (V _{I/O} < 0)	-50		mA
ON-state switch current, I _{I/O} (see note 4)	128		mA
Continuous current through V _{CC} or GND terminals	100		mA
Package thermal impedance, θ_{JA} (see note 5):			
DBQ package	61		°C /W
DW package	46		°C /W
PW package	88		°C /W
T _{stg} Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) All voltage values are with respect to network ground terminal GND.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4	5.5	V
V _{IH}	High-level control input voltage	2	5.5	V
V _{IL}	Low-level control input voltage	0	0.8	V
V _{I/O}	Data input/output voltage	0	5.5	V
T _A	Operating free-air temperature	-40	85	°C

 All unused control input of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.



7.4 Thermal Information

			SN74CBT3383			
	THERMAL METRIC ⁽¹⁾	DBQ (SSOP)	DW (SOIC)	PW (TSSOP)	UNIT	
			24 PINS	24 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	61.0	46.0	88.0	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.1	19.9	26.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	—	19.33	—	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) report, SPRA953.

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER		TES	ST CONDITION	S	MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	Control inputs	V _{CC} = 4.5 V,	I _{IN} = −18 mA				-1.8	V
V _{IKU}	Data inputs	V _{CC} = 5 V,	0 mA > I _I ≥ −50 mA, V _{IN} = V _{CC} or GND,	Switch OFF			-2	V
I _{IN}	Control inputs	V _{CC} = 5.5 V,	V _{IN} = V _{CC} or GND				±1	mA
IOZ‡ ⁽³⁾		V _{CC} = 5.5 V,	V_{O} = 0 to 5.5 V, V _I = 0,	Switch OFF, VIN= VCC or GND			±10	mA
I _{off}		V _{CC} = 0,	V _O = 0 to 5.5 V,	VI= 0			10	mA
I _{CC}		V _{CC} = 5.5 V,	I _{I/O} = 0, V _{IN} = V _{CC} or GND,	Switch ON or OFF			3	mA
ΔI_{CC} ⁽⁴⁾	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
C _{in}	Control inputs	V _{IN} = 3 V or 0		1		3.5		pF
C _{io} (OFF)	I	V _{I/O} = 3 V or 0,	Switch OFF,	V _{IN} = V _{CC} or GND		8		pF
C _{io} (ON)		V _{I/O} = 3 V or 0,	Switch ON,	V _{IN} = V _{CC} or GND		18.5		pF
		V _{CC} = 4 V, TYP at V _{CC} = 4 V	V _I = 2.4 V,	I _O = −15 mA		8	12	
r _{on} ⁽⁵⁾		V _{CC} = 4.5 V	VI= 0	I _O = 64 mA		3	6	Ω
				I _O = 30 mA		3	6	
			V _I = 2.4 V,	I _O = −15 mA		5	10	

For I/O ports, the parameter I_{OZ} includes the input leakage current. (3)

This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND. (4)

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. The lower of the voltages of (5) the two (A or B) terminals determines the ON-state resistance.



7.6 Switching Characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC= 4 V		VCC= 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	A or B	B or A		0.24		0.15	ns
t _{pd(s)}	BX	A or B		5.8	1	5.3	ns
t _{en}	BE	A or B		6.3	1	5.8	ns
t _{dis}	BE	A or B		6	1	6	ns

over operating free-air temperature range (unless otherwise noted)

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

7.7 Undershoot Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	Т	EST CONDITION	IS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OUTU}	V _{CC} = 5.5 V,	Switch OFF,	V _{IN} = V _{CC} or GND	2	V _{OH} - 0.3		V

(1) All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25 °C.



8 Parameter Measurement Information




Figure 8-1. Device Test Setup





Figure 8-2. Transient Input Voltage (V_I) and Output Voltage (V_{OUTU}) Waveforms (Switch OFF)



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- $\label{eq:F.transform} F. \quad t_{PZL} \text{ and } t_{PZH} \text{ are the same as } t_{en}.$
- G. t_{PLH} and t_{PHL} are the same as one or more t_{pds}. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 8-3. Test Circuit and Voltage Waveforms




9 Detailed Description

9.1 Overview

The SN74CBT3383C provides ten high-speed CMOS TTL-compatible bus switches. The low ON-resistance of the SN74CBT3383C allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The Bus Enable (\overline{BE}) signal turns the switches on. The Bus Exchange (BX) signal provides nibble swap of the 1A and 1B pairs of signals. This exchange configuration allows byte swapping of buses in systems. It can also be used as a 5-wide, 2-to-1 multiplexer, to create low delay barrel shifters, and so forth.

Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT3383C provides protection for undershoot up to -2 V by sensing and undershoot event and ensuring that the switch remains in the proper OFF state.

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Bidirectional Data Flow With Near-Zero Propagation Delay

The SN74CBT3383C features a low propagation delay or t_{pd} that works great for multiple rail information transfer (for example, from 1A1 to 1B1 and 1A2 to 1B2). However, the SN74CBT3383C also features BUS exchange functionality, which allows for bidirectional data transfers from the inputs and outputs connected on the B side. By enabling the BX pin, the outputs are now crossed or exchanged. Data can now flow from 1A1 to 1B2 and 1A2 to 1B1 with little to no propagation delay. This can be used to enable byte swapping of buses within a system or to create a 5-wide, 2-to-1 multiplexer.

9.4 Device Functional Modes

(Each 5-Bit Bus-Exchange)									
INP	UTS	INPUTS/C	FUNCTION						
BE	BX	1A1 – 5A1	1A2 – 5A2	1 CHOTION					
L	L	1B1 – 5B1	1B2 – 5B2	A1 port = B1 port, A2 port = B2 port					
L	н	1B2 – 5B2 1B1 – 5B1		A1 port = B2 port, A2 port = B1 port					
Н	Х	Z	Z	Disconnect					

Table 9-1. Function Table (Each 5-Bit Bus-Exchange)



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The SN74CBT3383C can be used to multiplex up to 5 channels simultaneously in a 2:1 configuration. Figure 10-1 shows a 2-bit bus being multiplexed between two devices. The \overline{BE} and BX pins are used to control the chip from the bus controller. This is a very generic example, and could apply to many situations. If an application requires only one bit control or exchange, then remember to tie the unused bit to high or low. By using another bus controller, exchange can be enabled across A1 and A2 to B1 and B2, allowing for greater system communication.

10.2 Typical Application




Figure 10-1. 1:2 Multiplexer or Bus and Selector Using 1 Bus Controller

10.2.1 Design Requirements

- 1. Recommended input conditions:
 - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* section.
- 2. Recommended output conditions:
- Load currents must not exceed 128 mA per channel.
- 3. Frequency selection criteria:
 - Added trace resistance and capacitance can reduce maximum frequency capability; use layout practices
 as directed in the *Layout* section.



10.2.2 Detailed Design Procedure

The 2-bit bus is connected directly to 1A1 and 1A2 on the SN74CBT3383C, which essentially combines in the bus controller to form a single input or split bus bits. When \overline{BE} is low and BX is low, the selected bus uses 1A1 and 1B1 as inputs and outputs. This means that Device 1 is connected to the bus controller and Device 2 is connected to Device 3 when \overline{BE} is low and BX is low. While keeping \overline{BE} low and BX high, communication is enabled from the bus controller to Device 2 and from Device 1 to Device 3. This setup is especially useful when two controllers or devices need to share the same data from Device 1 and Device 2 and the bus addresses are limited or hard coded.

The 0.1-µF capacitor on V_{CC} is a decoupling capacitor and should be placed as close to the device as possible.

10.2.3 Application Curve




Figure 10-2. Propagation Delay (t_{pd}) Simulation Results

11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1-µF bypass capacitor is recommended. If multiple pins are labeled V_{CC} , then a 0.01-µF or 0.022-µF capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1-µF bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



12 Layout

12.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of the trace width. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 12-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

12.2 Layout Example




Figure 12-1. Trace Example



13 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74CBT3383CDBQR	Active	Production	SSOP (DBQ) 24	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CBT3383C
SN74CBT3383CDBQR.B	Active	Production	SSOP (DBQ) 24	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CBT3383C
SN74CBT3383CDW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT3383C
SN74CBT3383CDW.B	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT3383C
SN74CBT3383CDWR	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT3383C
SN74CBT3383CDWR.B	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT3383C
SN74CBT3383CPWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CU383C
SN74CBT3383CPWR.B	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CU383C

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT3383CDBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CBT3383CDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT3383CDBQR	SSOP	DBQ	24	2500	353.0	353.0	32.0
SN74CBT3383CDWR	SOIC	DW	24	2000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

23-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CBT3383CDW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74CBT3383CDW.B	DW	SOIC	24	25	506.98	12.7	4826	6.6

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated