











SN74CBT16214

SCDS008M-MAY 1993-REVISED JUNE 2015

SN74CBT16214 12-Bit 1-of-3 FET Multiplexer/Demultiplexer

Features

- Member of the Texas Instruments Widebus™
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels

Applications

- Analog and Digital Multiplexing and Demultiplexing
- A/D and D/A Conversion
- **Factory Automation**
- Consumer Audio
- Programmable Logic Circuits
- Sensors

3 Description

The SN74CBT16214 provides 12 bits of high-speed TTL-compatible bus switching between three separate ports. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 12-bit bus-select switch via the data-select (S0-S2) terminals.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
SN74CBT16214DGG	TSSOP (56)	8.10 mm × 14.00 mm		
SN74CBT16214DL	SSOP (56)	10.35 mm x 18.42 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)






Table of Contents

1	Features 1	8.2 Functional Block Diagram
2	Applications 1	8.3 Feature Description
3	Description 1	8.4 Device Functional Modes
4	Revision History	9 Application and Implementation 10
5	Pin Configuration and Functions 3	9.1 Application Information 10
6	Specifications	9.2 Typical Application 1
•	6.1 Absolute Maximum Ratings	10 Power Supply Recommendations 1
	6.2 ESD Ratings	11 Layout 1
	6.3 Recommended Operating Conditions	11.1 Layout Guidelines 1
	6.4 Thermal Information	11.2 Layout Example
	6.5 Electrical Characteristics	12 Device and Documentation Support 13
	6.6 Switching Characteristics 6	12.1 Community Resources 13
	6.7 Typical Characteristics	12.2 Trademarks
7	Parameter Measurement Information 8	12.3 Electrostatic Discharge Caution 1
8	Detailed Description9	12.4 Glossary1
•	8.1 Overview	13 Mechanical, Packaging, and Orderable Information

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision L (November 2001) to Revision M

Page


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.

Product Folder Links: SN74CBT16214

Submit Documentation Feedback



5 Pin Configuration and Functions



Copyright © 1993–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Pin Functions

PIN			Pin Functions
NAME	NO.	1/0	DESCRIPTION
S0	1	l	Select 0
1A	2	I/O	Channel 1 A
1B3	3	I/O	Channel 1 B3
2A	4	I/O	Channel 2 A
2B3	5	I/O	Channel 2 B3
3A	6	I/O	Channel 3 A
3B3	7	I/O	Channel 3 B3
GND	8		Ground
4A	9	I/O	Channel 4 A
4B3	10	I/O	Channel 4 B3
5A	11	I/O	Channel 5 A
5B3	12	I/O	Channel 5 B3
6A	13	I/O	Channel 6 A
6B3	14	I/O	Channel 6 B3
7A	15	I/O	Channel 7 A
7B3	16	I/O	Channel 7 B3
V _{CC}	17	_	Power supply
8A	18	I/O	Channel 8 A
GND	19	_	Ground
8B3	20	I/O	Channel 8 B3
9A	21	I/O	Channel 9 A
9B3	22	I/O	Channel 9 B3
10A	23	I/O	Channel 10 A
10B3	24	I/O	Channel 10 B3
11A	25	I/O	Channel 11 A
11B3	26	I/O	Channel 11 B3
12A	27	I/O	Channel 12 A
12B3	28	I/O	Channel 12 B3
12B2	29	I/O	Channel 12 B2
12B1	30	I/O	Channel 12 B1
11B2	31	I/O	Channel 11 B2
11B1	32	I/O	Channel 11 B1
10B2	33	I/O	Channel 10 B2
10B1	34	I/O	Channel 10 B1
9B2	35	I/O	Channel 9 B2
9B1	36	I/O	Channel 9 B1
8B2	37	I/O	Channel 8 B2
GND	38	_	Ground
8B1	39	I/O	Channel 8 B1
7B2	40	I/O	Channel 7 B2
7B1	41	I/O	Channel 7 B1
6B2	42	I/O	Channel 6 B2
6B1	43	I/O	Channel 6 B1
5B2	44	I/O	Channel 5 B2
5B1	45	I/O	Channel 5 B1
4B2	46	I/O	Channel 4 B2
			•

Submit Documentation Feedback

Copyright © 1993–2015, Texas Instruments Incorporated



Pin Functions (continued)

PIN		1/0	DESCRIPTION					
NAME	NO.	I/O	DESCRIPTION					
4B1	47	I/O	Channel 4 B1					
3B2	48	I/O	Channel 3 B2					
GND	49	I/O	Ground					
3B1	50	I/O	Channel 3 B1					
2B2	51	I/O	Channel 2 B2					
2B1	52	I/O	Channel 2 B1					
1B2	53	I/O	Channel 1 B2					
1B1	54	I/O	Channel 1 B1					
S2	55	I	Select 2					
S1	56	I	Select 1					

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.5	7	V
VI	Input voltage ⁽²⁾	-0.5	7	V
	Continuous channel current		128	mA
I _{IK}	Input clamp current, (V _I < 0)		50	mA
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	\/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4	5.5	V
V_{IH}	High-level control input voltage	2		V
V_{IL}	Low-level control input voltage		8.0	V
T _A	Operating free-air temperature	-40	85	°C

(1) All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		SN74		
	THERMAL METRIC ⁽¹⁾	DGG (TSSOP)	DL (SSOP)	UNIT
		56 PINS	56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64	56	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDIT	TIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}		$V_{CC} = 4.5 \text{ V},$	$I_1 = -18 \text{ mA}$				-1.2	V
		$V_{CC} = 0$,	$V_{I} = 5.5 V$				10	
II		$V_{CC} = 5.5 V,$	$V_I = 5.5 \text{ V or GND}$				±1	μΑ
I _{CC}		$V_{CC} = 5.5 V,$	$I_{O} = 0$,	$V_I = V_{CC}$ or GND			3	μΑ
$\Delta I_{CC}^{(2)}$	Control	$V_{CC} = 5.5 V,$	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	inputs	$V_I = 3 V \text{ or } 0$				4		pF
C _{io(OFF)}		$V_0 = 3 \ V \ or \ 0,$	S_0 , S_1 , and $S_2 = G$	ND		7.5		pF
		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V _I = 2.4 V,	I _I = 15 mA		14	20	Ω
r _{on} (3)			$V_1 = 0$	$I_I = 64 \text{ mA}$		4	7	
		$V_{CC} = 4.5 \text{ V}$	ν ₁ = υ	$I_I = 30 \text{ mA}$		4	7	Ω
			$V_1 = 2.4 V$,	$I_I = 15 \text{ mA}$		6	12	

6.6 Switching Characteristics

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	V _{CC} = 4 V	$V_{CC} = 5 V \pm 0.5 V$		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN	MAX	UNII	
$t_{pd}^{(1)}$	A or B	B or A	0.35		0.25	ns	
t _{pd}	S	B or A	15.3	5.5	13.9	ns	
t _{en}	S	A or B	16	5.1	14.5	ns	
t _{dis}	S	A or B	12.1	3.6	11.7	ns	

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C. This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



6.7 Typical Characteristics

over operating free-air temperature range (unless otherwise noted)





Figure 1. r_{ON} vs. V_{I} , V_{CC} = 5 V



7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




8 Detailed Description

8.1 Overview

The SN74CBT16214 provides 12 bits of high-speed TTL-compatible bus switching between three separate ports. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 12-bit bus-select switch via the data-select (S0-S2) terminals.

8.2 Functional Block Diagram



8.3 Feature Description

The typical R_{ON} for each port is 5 Ω , reducing the amount of signal attenuation through the switch from higher impedance switches. Inputs operate with TTL-compatible voltages.

8.4 Device Functional Modes

Table 1 lists the functional modes for SN74CBT16214.

Table 1. Function Table

11	INPUTS		INPUT/OUTPUT	FUNCTION				
S2	S1	S0	Α	FUNCTION				
L	L	L	Z	Disconnect				
L	L	Н	B1	A port = B1 port				
L	Н	L	B2	A port = B2 port				
L	Н	Н	Z	Disconnect				
Н	L	L	Z	Disconnect				
Н	L	Н	В3	A port = B3 port				
Н	Н	L	B1	A port = B1 port				
Н	Н	Н	B2	A port = B2 port				



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74CBT16214 is typically used to expand a single 12-bit bus to three separate 12-bit busses. Fewer bits can be used as well if the unused inputs are tied to either ground or V_{CC} .

9.2 Typical Application




Figure 3. Typical Application Simplified Schematic

9.2.1 Design Requirements

The 0.1-uF capacitor should be placed as close as possible to the V_{CC} pin of the device.

Submit Documentation Feedback

Copyright © 1993–2015, Texas Instruments Incorporated




Typical Application (continued)

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For switch time specifications, see propagation delay times in Switching Characteristics.
 - Inputs should remain between 0.5 V and 7 V, regardless of V_{CC}.
 - For input voltage level specifications for control inputs, see V_{IH} and V_{IL} in Recommended Operating Conditions.
- 2. Input/output current consideration: The SN74CBT16214 does not have internal current drive circuitry and thus cannot sink or source current. Any current will be passed through the device.

9.2.3 Application Curve



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Electrical Characteristics*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single-supply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Figure 5 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.



11.2 Layout Example




Figure 5. Trace Example



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(.,	(=)			(0)	(4)	(5)		(0)
SN74CBT16214DGGR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16214
SN74CBT16214DGGR.A	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16214
SN74CBT16214DL	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16214
SN74CBT16214DL.A	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16214
SN74CBT16214DLR	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16214
SN74CBT16214DLR.A	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16214

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT16214DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74CBT16214DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT16214DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74CBT16214DLR	SSOP	DL	56	1000	356.0	356.0	53.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CBT16214DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74CBT16214DL.A	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated