SCDS146A - OCTOBER 2003 - REVISED JANUARY 2004

•	Member of the Texas Instruments Widebus™ Family	, ,	DL PACKAGE VIEW)
•	Undershoot Protection for Off-Isolation on	S0 1	56 ] S1
	A and B Ports Up To –2 V	1A1 2	55 ] S2
•	Bidirectional Data Flow, With Near-Zero	1A2 3	54 ] 1B1
	Propagation Delay	2A1 4	53 ] 1B2
•	Low ON-State Resistance (r <sub>on</sub> )	2A2 [ 5	52 2B1
	Characteristics (r <sub>on</sub> = 3 Ω Typical)	3A1 [ 6	51 2B2
•	Low Input/Output Capacitance Minimizes	3A2 [ 7	50 3B1
	Loading and Signal Distortion	GND [ 8	49 GND
_	(C <sub>io(OFF)</sub> = 8 pF Typical)	4A1 🛛 9 4A2 🗍 10	48 3B2 47 4B1
•	Data and Control Inputs Provide Undershoot Clamp Diodes	5A1 🛛 11	46 <b>4</b> B2
•	Low Power Consumption	5A2 12	45 5B1
	(I <sub>CC</sub> = 5 μΑ Max)	6A1 13	44 5B2
٠	V <sub>CC</sub> Operating Range From 4 V to 5.5 V	6A2   14 7A1   15	43 6B1 42 6B2
•	Data I/Os Support 0 to 5-V Signaling Levels	7A2 [ 16	41 7B1
	(0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)	V <sub>CC</sub> [ 17	40 7B2
•	Control Inputs Can Be Driven by TTL or	8A1 [ 18	39 8B1
	5-V/3.3-V CMOS Outputs	GND [ 19	38 GND
•	I <sub>off</sub> Supports Partial-Power-Down Mode	8A2 [ 20	37 ] 8B2
	Operation	9A1 [ 21	36 ] 9B1
•	Latch-Up Performance Exceeds 100 mA Per	9A2 [] 22	35 ] 9B2
	JESD 78, Class II	10A1 [] 23	34 ] 10B1
•	ESD Performance Tested Per JESD 22 – 2000-V Human-Body Model	10A2 24 11A1 25 11A2 26	33 ] 10B2 32 ] 11B1 31 ] 11B2
	(A114-B, Class II)	12A1 27	30 ] 12B1
	– 1000-V Charged-Device Model (C101)	12A2 28	29 ] 12B2
•	Supports Both Digital and Analog	12/ % <b>4</b>	H 1282

 Supports Both Digital and Analog Applications: PCI Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

#### description/ordering information

TA	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		SN74CBT16212CDL	057400400	
	SSOP – DL	Tape and reel	SN74CBT16212CDLR	CBT16212C
–40°C to 85°C	TSSOP – DGG	Tube	SN74CBT16212CDGG	007400400
		Tape and reel	SN74CBT16212CDGGR	CBT16212C
	TVSOP – DGV	Tape and reel	SN74CBT16212CDGVR	CY212C

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated

SCDS146A - OCTOBER 2003 - REVISED JANUARY 2004

#### description/ordering information (continued)

The SN74CBT16212C is a high-speed TTL-compatible FET bus-exchange switch with low ON-state resistance (ron), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT16212C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBT16212C operates as a 24-bit bus switch, or as a 12-bit bus-exchange that provides data exchanging between four signal ports. The select (S0, S1, S2) inputs control the data path of the bus-exchange switch. When the bus-exchange switch is ON, the A port is connected to the B port, allowing bidirectional data flow between ports. When the bus-exchange switch is disabled, a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, each select input should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


	(each 12-bit bus-exchange)												
	INPUTS	6	INPUTS/	OUTPUTS	FUNCTION								
S2	S1	S0	A1	A2	FUNCTION								
L	L	L	Z	Z	Disconnect								
L	L	Н	B1	Z	A1 port = B1 port								
L	Н	L	B2	Z	A1 port = B2 port								
L	Н	Н	Z	B1	A2 port = B1 port								
н	L	L	Z	B2	A2 port = B2 port								
н	L	Н	Z	Z	Disconnect								
н	Н	L	B1	B2	A1 port = B1 port A2 port = B2 port								
н	Н	Н	B2	B1	A1 port = B2 port A2 port = B1 port								

## **FUNCTION TABLE**



## SN74CBT16212C **24-BIT FET BUS-EXCHANGE SWITCH** 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION SCDS146A - OCTOBER 2003 - REVISED JANUARY 2004


logic diagram (positive logic)





SCDS146A - OCTOBER 2003 - REVISED JANUARY 2004

### simplified schematic, each FET switch (SW)



<sup>†</sup>EN is the internal enable signal applied to the switch.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>
Control input voltage range, V <sub>IN</sub> (see Notes 1 and 2)
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2, and 3) –0.5 V to 7 V
Control input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0)
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O}$ < 0)
ON-state switch current, I <sub>I/O</sub> (see Note 4) ±128 mA
Continuous current through V <sub>CC</sub> or GND terminals ±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 5): DGG package
DGV package
DL package
Storage temperature range, T <sub>stg</sub> –65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
  - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 3. V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
  - 4. I and I are used to denote specific conditions for  $I_{I/O}$ .
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 6)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2	5.5	V
VIL	Low-level control input voltage	0	0.8	V
V <sub>I/O</sub>	Data input/output voltage	0	5.5	V
Т <sub>А</sub>	Operating free-air temperature	-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS146A - OCTOBER 2003 - REVISED JANUARY 2004

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITIC	NS	MIN	гүр†	MAX	UNIT
VIK	Control inputs	V <sub>CC</sub> = 4.5 V,	I <sub>IN</sub> = -18 mA				-1.8	V
VIKU	Data inputs	V <sub>CC</sub> = 5 V,	0 mA > I <sub>I</sub> $\ge$ -50 mA, V <sub>IN</sub> = V <sub>CC</sub> or GND,	Switch OFF			-2	V
IIN	Control inputs	V <sub>CC</sub> = 5.5 V,	$V_{IN} = V_{CC} \text{ or } GND$				±1	μΑ
loz‡		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$ to 5.5 V, $V_{I} = 0$ ,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			±10	μΑ
loff		$V_{CC} = 0,$	$V_{O} = 0$ to 5.5 V,	$V_{\parallel} = 0$			10	μΑ
ICC		V <sub>CC</sub> = 5.5 V,	$I_{I/O} = 0,$ $V_{IN} = V_{CC}$ or GND,	Switch ON or OFF			7.5	μΑ
∆ICC§	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			2.5	mA
C <sub>in</sub>	Control inputs	V <sub>IN</sub> = 3 V or 0				3.5		pF
Cio(OFF	=)	V <sub>I/O</sub> = 3 V or 0,	Switch OFF,	$V_{IN} = V_{CC}$ or GND		8		pF
Cio(ON)	)	V <sub>I/O</sub> = 3 V or 0,	Switch ON,	$V_{IN} = V_{CC}$ or GND		19		pF
		$V_{CC} = 4 V$ , TYP at $V_{CC} = 4 V$	V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = -15 mA		8	12	
ron¶				I <sub>O</sub> = 64 mA		3	6	Ω
		V <sub>CC</sub> = 4.5 V	$V_{I} = 0$	I <sub>O</sub> = 30 mA		3	6	
			V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = -15 mA		5	10	

 $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins. † All typical values are at  $V_{CC} = 5 V$  (unless otherwise noted),  $T_A = 25^{\circ}C$ .

<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

§ This is the increase in supply current for each input that is at the specified voltage level, rather than V<sub>CC</sub> or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	$V_{CC} = 4 V$	V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN MAX	MIN	MAX	
tpd <sup>#</sup>	A or B	B or A	0.24		0.15	ns
<sup>t</sup> pd(s)	S	A	7	1.5	6.4	ns
t <sub>en</sub>	S	В	7.2	1.5	7	ns
<sup>t</sup> dis	S	В	7.7	1.5	7.5	ns

<sup>#</sup>The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS146A - OCTOBER 2003 - REVISED JANUARY 2004

### undershoot characteristics (see Figures 1 and 2)

PARAMETER		TEST CONDI	MIN	TYP†	MAX	UNIT	
νουτυ	$V_{CC} = 5.5 V,$	Switch OFF,	2	V <sub>OH</sub> -0.3		V	
<sup>†</sup> All typical values are at $V_{CC}$ = 5 V (unl	ess otherwise no	ted), T <sub>A</sub> = 25°C.					




Figure 1. Device Test Setup





Figure 2. Transient Input Voltage (V<sub>I</sub>) and Output Voltage (V<sub>OUTU</sub>) Waveforms (Switch OFF)




SCDS146A - OCTOBER 2003 - REVISED JANUARY 2004

#### PARAMETER MEASUREMENT INFORMATION



TEST	VCC	S1	RL	VI	сL	$v_\Delta$
<sup>t</sup> pd(s)	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	V <sub>CC</sub> or GND V <sub>CC</sub> or GND	50 pF 50 pF	
<sup>t</sup> PLZ <sup>/t</sup> PZL	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	7 V 7 V	<b>500</b> Ω <b>500</b> Ω	GND GND	50 pF 50 pF	0.3 V 0.3 V
<sup>t</sup> PHZ <sup>/t</sup> PZH	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	V <sub>CC</sub> V <sub>CC</sub>	50 pF 50 pF	0.3 V 0.3 V




NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PI 7}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.







#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74CBT16212CDGGR	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16212C
SN74CBT16212CDGGR.B	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16212C
SN74CBT16212CDGVR	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CY212C
SN74CBT16212CDGVR.B	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CY212C
SN74CBT16212CDL	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16212C
SN74CBT16212CDL.B	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16212C
SN74CBT16212CDLR	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16212C
SN74CBT16212CDLR.B	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16212C

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT16212CDGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74CBT16212CDGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1
SN74CBT16212CDLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT16212CDGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74CBT16212CDGVR	TVSOP	DGV	56	2000	356.0	356.0	45.0
SN74CBT16212CDLR	SSOP	DL	56	1000	356.0	356.0	53.0

### TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CBT16212CDL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74CBT16212CDL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194




# **DGV0056A**



## **PACKAGE OUTLINE**

## **TVSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




# DGV0056A

# **EXAMPLE BOARD LAYOUT**

## TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGV0056A

# **EXAMPLE STENCIL DESIGN**

### TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## **PACKAGE OUTLINE**

# **DGG0056A**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated