

SCDS319-JUNE 2011


# SINGLE FET BUS SWITCH 2.5-V/3.3-V LOW-VOLTAGE SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

Check for Samples: SN74CB3T1G125-Q1

## FEATURES

- Qualified for Automotive Applications
- Output Voltage Translation Tracks V<sub>CC</sub>
- Supports Mixed-Mode Signal Operation on All Data I/O Ports
  - 5-V Input Down to 3.3-V Output Level Shift With 3.3-V V<sub>CC</sub>
  - 5-V/3.3-V Input Down to 2.5-V Output Level Shift With 2.5-V V<sub>CC</sub>
- 5-V-Tolerant I/Os, With Device Powered Up or Powered Down
- Bidirectional Data Flow With Near-Zero
   Propagation Delay
- Low ON-State Resistance (r<sub>on</sub>) Characteristics (r<sub>on</sub> = 5 Ω Typ)
- Low Input/Output Capacitance Minimizes Loading (C<sub>io(OFF)</sub> = 5 pF Typ)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I<sub>CC</sub> = 20 µA Max)

- V<sub>CC</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Supports Digital Applications: Level Translation, USB Interface, Bus Isolation
- Ideal for Low-Power Portable Equipment



## DESCRIPTION

The SN74CB3T1G125-Q1 is a high-speed TTL-compatible FET bus switch with low ON-state resistance ( $r_{on}$ ), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V<sub>CC</sub>. The SN74CB3T1G125-Q1 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).

The SN74CB3T1G125-Q1 is a 1-bit bus switch with a single ouput-enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is low, the bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCDS319-JUNE 2011



www.ti.com



NOTE A: If the input high voltage (V<sub>IH</sub>) level is greater than or equal to  $V_{CC} - 1$  V, and less than or equal to 5.5 V, then the output high voltage (V<sub>OH</sub>) level will be equal to approximately the V<sub>CC</sub> voltage level.

### Figure 1. Typical DC Voltage Translation Characteristics

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAG	GE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>
–40°C to 125°C	SOT (SC-70) – DCK	Reel of 3000	CCB3T1G125QDCKRQ1	72_


(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) The actual top-side marking has one additional character that designates the assembly/test site.

#### **FUNCTION TABLE**

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
н	Z	Disconnect


### LOGIC DIAGRAM (POSITIVE LOGIC)





SCDS319-JUNE 2011

## SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



(1) Gate voltage (V<sub>G</sub>) is equal to approximately  $V_{CC} + V_T$  when the switch is ON and  $V_I > V_{CC} + V_T$ . (2) EN is the internal enable signal applied to the switch.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>IN</sub>	Control input voltage range <sup>(2) (3)</sup>		-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage range <sup>(2) (3) (4)</sup>		-0.5	7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0		-50	mA
I <sub>IO</sub>	ON-state switch current <sup>(5)</sup>			±128	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
$\theta_{JA}$	Package thermal impedance <sup>(6)</sup>	DCK package		252	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4)  $V_1$  and  $V_0$  are used to denote specific conditions for  $V_{1/0}$ .

(5)  $I_I$  and  $I_O$  are used to denote specific conditions for  $I_{I/O}$ .

(6) The package thermal impedance is calculated in accordance with JESD 51-7.

## **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	3.6	V
V	Lick layer control input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7	5.5	V
VIH	High-level control input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2	5.5	v
V		$V_{CC}$ = 2.3 V to 2.7 V	0	0.7	V
VIL	Low-level control input voltage	$V_{CC}$ = 2.7 V to 3.6 V	0	0.8	
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### SCDS319-JUNE 2011

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIO	MIN	TYP <sup>(2)</sup>	MAX	UNIT		
V <sub>IK</sub>		$V_{CC} = 3 V, I_{I} = -18 mA$			-1.2	V		
V <sub>OH</sub>		See Figure 3 and Figure 4						
I <sub>IN</sub>	Control inputs	$V_{CC}$ = 3.6 V, $V_{IN}$ = 3.6 V to 5.5 V or GND	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 3.6 V to 5.5 V or GND				μA	
	$V_{CC} = 3.6 V,$		$V_{I} = V_{CC} - 0.7 V \text{ to } 5.5 V$			±20		
I <sub>I</sub>		Switch ON,	$V_{I} = 0.7$ V to $V_{CC} - 0.7$ V			-40	μA	
		$V_{IN} = V_{CC}$ or GND	$V_1 = 0$ to 0.7 V			±5		
I <sub>OZ</sub> <sup>(3)</sup>		$V_{CC}$ = 3.6 V, $V_{O}$ = 0 to 5.5 V, $V_{I}$ = 0, Switch O			±10	μA		
I <sub>off</sub>		$V_{CC} = 0, V_{O} = 0$ to 5.5 V, $V_{I} = 0$				10	μA	
I <sub>CC</sub>		$V_{CC} = 3.6 \text{ V}, I_{I/O} = 0,$	$V_{I} = V_{CC}$ or GND		20			
		Switch ON or OFF, $V_{IN} = V_{CC}$ or GND	V <sub>1</sub> = 5.5 V			20	μA	
$\Delta I_{CC}$ <sup>(4)</sup>	Control inputs	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V,	Other inputs at V <sub>CC</sub> or GND			300	μA	
C <sub>in</sub>	Control inputs	$V_{CC}$ = 3.3 V, $V_{IN}$ = $V_{CC}$ or GND			3		pF	
Cio(OFF)		$V_{CC}$ = 3.3 V, $V_{I/O}$ = 5.5 V, 3.3 V, or GND, Swit	tch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND		5		pF	
		$V_{CC} = 3.3 \text{ V}$ , Switch ON,	V <sub>I/O</sub> = 5.5 V or 3.3 V		4			
$C_{io(ON)}$ $V_{IN} = V_{CC} \text{ or } GND$		$V_{IN} = V_{CC}$ or GND	$V_{I/O} = GND$		12		pF	
		$V_{CC} = 2.3 \text{ V}, \text{TYP} \text{ at } V_{CC} = 2.5 \text{ V},$	I <sub>O</sub> = 24 mA		5	10		
(5)		$V_{l} = 0$	I <sub>O</sub> = 16 mA		5	10	0	
r <sub>on</sub> <sup>(5)</sup>			I <sub>O</sub> = 24 mA		5	9	Ω	
		$V_{CC} = 3 V, V_I = 0$	I <sub>O</sub> = 16 mA		5	9		

(1)

(2)

(3)

 $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins. All typical values are at  $V_{CC} = 3.3$  V (unless otherwise noted),  $T_A = 25^{\circ}$ C. For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND. (4)

(5) Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> = 3 ± 0.3		UNIT
	(INPOT)	(001901)	MIN	MAX	MIN	MAX	
t <sub>en</sub>	OE	A or B	1	10.5	1	9.5	ns
t <sub>dis</sub>	OE	A or B	1	8.5	1	9	ns

SCDS319-JUNE 2011




www.ti.com

### PARAMETER MEASUREMENT INFORMATION



TEST	V <sub>cc</sub>	S1	RL	V,	CL	V
t <sub>pd(s)</sub>	$\begin{array}{c} 2.5 \ V \pm 0.2 \ V \\ 3.3 \ V \pm 0.3 \ V \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	3.6 V or GND 5.5 V or GND	30 pF 50 pF	
t <sub>PLZ</sub> /t <sub>PZL</sub>	$\begin{array}{c} 2.5 \ V \pm 0.2 \ V \\ 3.3 \ V \pm 0.3 \ V \end{array}$	2 x V <sub>cc</sub> 2 x V <sub>cc</sub>	500 Ω 500 Ω	GND GND	30 pF 50 pF	0.15 V 0.15 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	$\begin{array}{c} 2.5 \ V \pm 0.2 \ V \\ 3.3 \ V \pm 0.3 \ V \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	3.6 V 5.5 V	30 pF 50 pF	0.15 V 0.15 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>0</sub> = 50 Ω, t<sub>i</sub> ≤ 2.5 ns,
- 2. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_i \leq 2$   $t_i \leq 2.5$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\mbox{\tiny PLZ}}$  and  $t_{\mbox{\tiny PHZ}}$  are the same as  $t_{\mbox{\tiny dis}}.$
- F.  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$  are the same as  $t_{\text{en}}$ .
- G.  $t_{_{PLH}}$  and  $t_{_{PHL}}$  are the same as  $t_{_{pd(s)}}$ . The tpd propagation delay is the calculated RC time constant of the typical ON-state

resistance of the switch nd the specified load capacitance, when driven by an ideal voltage source (zero output impedance). H. All parameters and waveforms are not applicable to all devices.

#### Figure 2. Test Circuit and Voltage Waveforms

SCDS319-JUNE 2011

## **TYPICAL CHARACTERISTICS**




Figure 3. Data Output Voltage vs Data Input Voltage



SCDS319-JUNE 2011

# TYPICAL CHARACTERISTICS




Figure 4.  $V_{OH}$  Values



### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CCB3T1G125QDCKRQ1	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	72R
CCB3T1G125QDCKRQ1.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	72R

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74CB3T1G125-Q1 :

• Catalog : SN74CB3T1G125



NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CCB3T1G125QDCKRQ1	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CCB3T1G125QDCKRQ1	SC70	DCK	5	3000	202.0	201.0	28.0

# **DCK0005A**



# **PACKAGE OUTLINE**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



# **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DCK0005A

# **EXAMPLE STENCIL DESIGN**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated