www.ti.com

SCDS157A-OCTOBER 2003-REVISED FEBRUARY 2005

FEATURES

- Member of the Texas Instruments Widebus™ **Family**
- Output Voltage Translation Tracks V_{CC}
- **Supports Mixed-Mode Signal Operation on All** Data I/O Ports
 - 5-V Input Down to 3.3-V Output Level Shift With 3.3-V V_{CC}
 - 5-V/3.3-V Input Down to 2.5-V Output Level Shift With 2.5-V V_{CC}
- 5-V-Tolerant I/Os With Device Powered Up or **Powered Down**
- Bidirectional Data Flow, With Near-Zero **Propagation Delay**
- Low ON-State Resistance (ron) Characteristics $(r_{on} = 5 \Omega \text{ Typ})$
- **Low Input/Output Capacitance Minimizes** Loading ($C_{io(OFF)} = 9 pF Typ$)
- **Data and Control Inputs Provide Undershoot** Clamp Diodes
- Low Power Consumption ($I_{CC} = 70 \mu A Max$)
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0-V to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Performance Tested Per JESD 22**
 - 2000-V Human-Body Model(A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- **Supports Digital Applications: Level** Translation, PCI Interface, USB Interface, Memory Interleaving, and Bus Isolation
- Ideal for Low-Power Portable Equipment

DGG OR DGV PACKAGE (TOP VIEW)

_			L
S0	1	56] S1
1A1 [2	55] S2
1A2	3	54] 1B1
2A1	4	53] 1B2
2A2	5	52] 2B1
3A1[6	51] 2B2
3A2 [7	50] 3B1
GND[8	49	GND
4A1	9	48] 3B2
4A2	10	47] 4B1
5A1	11	46] 4B2
5A2	12	45] 5B1
6A1 [13	44] 5B2
6A2	14	43] 6B1
7A1	15	42] 6B2
7A2 [16	41] 7B1
v _{cc} [17	40] 7B2
8A1[18	39] 8B1
GND[19	38] GND
8A2 [20	37] 8B2
9A1 [21	36] 9B1
9A2 [22	35] 9B2
10A1	23	34] 10B1
10A2	24	33] 10B2
11A1	25	32] 11B1
11A2[26	31] 11B2
12A1[27	30] 12B1
12A2[28	29] 12B2

DESCRIPTION/ORDERING INFORMATION

The SN74CB3T16212 is a high-speed TTL-compatible FET bus-exchange switch, with low ON-state resistance (r_{on}), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V_{CC}. The SN74CB3T16212 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

24-BIT FET BUS-EXCHANGE SWITCH, 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

SCDS157A-OCTOBER 2003-REVISED FEBRUARY 2005





NOTE: If the input high-voltage (V_{IH}) level is greater than or equal to V_{CC} – 1 V and less than or equal to 5.5 V, the output high-voltage (V_{OH}) level is equal to approximately the V_{CC} voltage level.

Figure 1. Typical DC Voltage Translation Characteristics

The SN74CB3T16212 operates as a 24-bit bus switch or as a 12-bit bus exchange that provides data exchanging between four signal ports. The select (S0, S1, S2) inputs control the data path of the bus-exchange switch. When the bus-exchange switch is ON, the A port is connected to the B port, allowing bidirectional data flow between ports. When the bus-exchange switch is OFF, a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, each select input should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

ORDERING INFORMATION


T _A	PACKAG	6E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	TSSOP – DGG	Tape and reel	SN74CB3T16212DGGR	CB3T16212	
40°C to 85°C	TVSOP - DGV	Tape and reel	SN74CB3T16212DGVR	KR212	
-40°C to 85°C	VFBGA – GQL	Tape and reel	SN74CB3T16212GQLR	KR212	
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74CB3T16212ZQLR	TRZIZ	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

SN74CB3T16212 24-BIT FET BUS-EXCHANGE SWITCH, 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

SCDS157A-OCTOBER 2003-REVISED FEBRUARY 2005

GQL OR ZQL PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS

	1	2	3	4	5	6
Α	1A2	1A1	S0	S1	S2	1B1
В	3A1	2A2	2A1	1B2	2B1	2B2
С	4A1	GND	3A2	3B1	GND	3B2
D	5A2	4A2	5A1	4B2	4B1	5B1
E	6A2	6A1			5B2	6B1
F	7A1	7A2			7B1	6B2
G	V _{CC}	GND	8A1	8B1	GND	7B2
Н	8A2	9A1	9A2	9B2	9B1	8B2
J	10A1	10A2	11A1	11B1	10B2	10B1
K	11A2	12A1	12A2	12B2	12B1	11B2

FUNCTION TABLE


	INPUTS	;	INPUTS/0	DUTPUTS	FUNCTION
S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	Н	B1 port	Z	A1 port = B1 port
L	Н	L	B2 port	Z	A1 port = B2 port
L	Н	Н	Z	B1 port	A2 port = B1 port
Н	L	L	Z	B2 port	A2 port = B2 port
Н	L	Н	Z	Z	Disconnect
Н	Н	L	B1 port	B2 port	A1 port = B1 port A2 port = B2 port
Н	Н	Н	B2 port	B1 port	A1 port = B2 port A2 port = B1 port

24-BIT FET BUS-EXCHANGE SWITCH, 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

SCDS157A-OCTOBER 2003-REVISED FEBRUARY 2005




LOGIC DIAGRAM (POSITIVE LOGIC)



SN74CB3T16212 24-BIT FET BUS-EXCHANGE SWITCH, 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

SCDS157A-OCTOBER 2003-REVISED FEBRUARY 2005

SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



- A. Gate voltage (V_G) is equal to approximately $V_{CC} + V_T$ when the switch is ON and $V_I > V_{CC} + V_T$.
- B. EN is the internal enable signal applied to the switch.

ABSOLUTE MAXIMUM RATINGS(1)

over free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range ⁽²⁾		-0.5	7	V
V _{IN}	Control input voltage range ⁽²⁾⁽³⁾	-0.5	7	V	
V _{I/O}	Switch I/O voltage range ⁽²⁾⁽³⁾⁽⁴⁾		-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		-50	mA
I _{I/O}	ON-state switch current ⁽⁵⁾			±128	mA
	Continuous current through V _{CC} or GND			±100	mA
		DGG package		64	
θ_{JA}	Package thermal impedance (6)	DGV package		48	°C/W
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output volrage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_1 and V_0 are used to denote specific conditions for $V_{1/0}$.
- (5) I_I and I_O are used to denote specific conditions for I_{I/O}.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2.3	3.6	V	
.,	High-level control input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	5.5	1/	
V_{IH}		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	V	
	Laur laurel agestual immutuselta ag	V _{CC} = 2.3 V to 2.7 V	0	0.7	V	
V _{IL}	Low-level control input voltage	vei control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V	
V _{I/O}	Data input/output voltage		0	5.5	V	
T _A	Operating free-air temperature		-40	85	°C	

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74CB3T16212

24-BIT FET BUS-EXCHANGE SWITCH, 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER



SCDS157A-OCTOBER 2003-REVISED FEBRUARY 2005

ELECTRICAL CHARACTERISTICS(1)

PAR	AMETER	TEST CONDITION	S	MIN TYP ⁽²⁾	MAX	UNIT				
V_{IK}		$V_{CC} = 3 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	V				
V_{OH}		See Figures 3 and 4								
I _{IN}	Control inputs	$V_{CC} = 3.6 \text{ V}, V_{IN} = 3.6 \text{ V} \text{ to } 5.5 \text{ V} \text{ or GND}$			±10	μΑ				
			$V_{I} = V_{CC} - 0.7 \text{ V to } 5.5 \text{ V}$		±20					
I		V_{CC} = 3.6 V, V_{IN} = V_{CC} or GND, Switch ON	$V_{I} = 0.7 \text{ V to } V_{CC} - 0.7 \text{ V}$		-40	μΑ				
			$V_{I} = 0 \text{ to } 0.7 \text{ V}$		±5					
$I_{OZ}^{(3)}$		$V_{CC} = 3.6 \text{ V}, V_{I} = 0, V_{IN} = V_{CC} \text{ or GND}, V_{O} = 0$	to 5.5 V, Switch OFF		±10	μΑ				
I _{off}		$V_{CC} = 0$, $V_I = 0$, $V_O = 0$ to 5.5 V			10	μΑ				
Vcc		$V_{CC} = 3.6 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, I_{I/O} = 0,$	$V_I = V_{CC}$ or GND		70					
I _{CC}		Switch ON or OFF	V _I = 5.5 V		70	μΑ				
$\Delta I_{CC}^{(4)}$	Control inputs	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, C	Other inputs at V _{CC} or GND		300	μΑ				
C _{in}	Control inputs	$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}$		4		pF				
C _{io(OFF)})	$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V_{I/O} = 5.5 \text{ V}, 3$.3 V, or GND, Switch OFF	9		pF				
_		$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND, Switch ON}$	$V_{I/O} = 5.5 \text{ V or } 3.3 \text{ V}$	8		~F				
C _{io(ON)}		VCC = 5.5 V, VIN = VCC OF GIVE, SWITCH ON	$V_{I/O} = GND$	23		pF				
		V = 2.3 V TVP at V = 2.5 V V = 0	I _O = 24 mA	5	9.5	Ω				
r (5)		$V_{CC} = 2.3 \text{ V}$, TYP at $V_{CC} = 2.5 \text{ V}$, $V_{I} = 0$	I _O = 16 mA	5	9.5					
r _{ON} ⁽⁵⁾		$V_{CC} = 3 \text{ V}, \text{ V}_{I} = 0$	I _O = 64 mA	5	8.5					
		V _{CC} = 3 v, v _I = 0	I _O = 32 mA	5	8.5	ı				

- V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins. All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.
- For I/O ports, the parameter I_{OZ} includes the input leakage current.
- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.
- Measured by the voltage drop between A and B terminals at the indicated current throught the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SWITCHING CHARACTERISTICS


over operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V_{CC} = 3.3 V \pm 0.3 V		UNIT
	(INFOI)	(OUTPUT)	MIN	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	A or B	B or A		0.15		0.25	ns
t _{pd(s)}	S	A	1	15.5	1	11.5	ns
t _{en}	S	В	1	15	1	12	ns
t _{dis}	S	В	1	12	1	10.5	ns


(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capaitance, when driven by an ideal voltage source (zero output impedance).

SCDS157A-OCTOBER 2003-REVISED FEBRUARY 2005

PARAMETER MEASUREMENT INFORMATION



TEST	V _{CC}	S1	R _L	VI	CL	\mathbf{V}_{Δ}
t _{pd(s)}	2.5 V \pm 0.2 V	Open	500 Ω	3.6 V or GND	30 pF	
pa(s)	3.3 V \pm 0.3 V	Open	500 Ω	5.5 V or GND	50 pF	
t _{PLZ} /t _{PZL}	2.5 V \pm 0.2 V	2×V _{CC}	500 Ω	GND	30 pF	0.15 V
'PLZ' 'PZL	3.3 V \pm 0.3 V	2×V _{CC}	500 Ω	GND	50 pF	0.3 V
4 /4	2.5 V ± 0.2 V	Open	500 Ω	3.6 V	30 pF	0.15 V
t _{PHZ} /t _{PZH}	3.3 V \pm 0.3 V	Open	500 Ω	5.5 V	50 pF	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tod(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS





Figure 3. Data Output Voltage vs Data Input Voltage






Figure 4. V_{OH} Values

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
74CB3T16212DGGRG4	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16212
74CB3T16212DGGRG4.B	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16212
SN74CB3T16212DGGR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16212
SN74CB3T16212DGGR.B	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16212

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	· · · · · · · · · · · · · · · · · · ·
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74CB3T16212DGGRG4	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74CB3T16212DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74CB3T16212DGGRG4	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74CB3T16212DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025