
www.ti.com

# 24-BIT FET BUS SWITCH 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V TOLERANT LEVEL SHIFTER

Check for Samples: SN74CB3T16211

#### **FEATURES**

- Member of the Texas Instruments Widebus™ Family
- **Output Voltage Translation Tracks V<sub>CC</sub>**
- **Supports Mixed-Mode Signal Operation on** All Data I/O Ports
  - 5-V Input Down to 3.3-V Output Level Shift With 3.3-V V<sub>CC</sub>
  - 5-V/3.3-V Input Down to 2.5-V Output Level Shift With 2.5-V V<sub>CC</sub>
- 5-V Tolerant I/Os With Device Powered Up or Powered Down
- **Bidirectional Data Flow With Near-Zero Propagation Delay**
- Low ON-State Resistance (ron) Characteristics  $(r_{on} = 5 \Omega Typ)$
- Low Input/Output Capacitance Minimizes Loading ( $C_{io(OFF)} = 5 pF Typ$ )
- **Data and Control Inputs Provide Undershoot Clamp Diodes**
- **Low Power Consumption**  $(I_{CC} = 70 \mu A Max)$
- V<sub>CC</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Performance Tested Per JESD 22** 
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- **Supports Digital Applications: Level** Translation, PCI Interface, Bus Isolation
- Ideal for Low-Power Portable Equipment



DGG, DGV, OR DL PACKAGE

(TOP VIEW)

NC - No internal connection

28

34 2B7

33 2B8

32 1 2B9

31 **□** 2B10

30 2B11

29 1 2B12

2A7 1 23

2A8 **∏** 24

2A9 **1**25

2A10 **∏** 26

2A11 1 27

2A12 🛮


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



#### DESCRIPTION/ORDERING INFORMATION

The SN74CB3T16211 is a high-speed TTL-compatible FET bus switch with low ON-state resistance ( $r_{on}$ ), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks  $V_{CC}$ . The SN74CB3T16211 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).

# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**



If the input high voltage ( $V_{IH}$ ) level is greater than or equal to  $V_{CC}$ + 1V, and less than or equal to 5.5 V, the output high voltage ( $V_{OH}$ ) level will be equal to approximately the  $V_{CC}$  voltage level.

Figure 1. Typical DC Voltage-Translation Characteristics

The I/O port of this device has a pullup current source that maintains the output voltage at  $V_{CC}$  when the device is ON, and the input is greater than or equal to  $V_{CC}-1$ . Because of the pullup current source, the output voltage level may be less than  $V_{CC}$  when the operating frequency is low and the I/O port is connected to a pulldown resistor. In order to maintain the output voltage at  $V_{CC}$ , a pullup resistor must be connected to  $V_{CC}$  instead of a pulldown resistor to ground.

The SN74CB3T16211 is organized as two 12-bit bus switches with separate output-enable  $(1\overline{OE}, 2\overline{OE})$  inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When  $\overline{OE}$  is low, the associated 12-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the associated 12-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


PACKAGE<sup>(1)</sup> ORDERABLE PART NUMBER TOP-SIDE MARKING  $T_A$ Tube SN74CB3T16211DL SSOP - DL CB3T16211 Tape and reel SN74CB3T16211DLR Tube SN74CB3T16211DGG TSSOP - DGG CB3T16211 -40°C to 85°C Tape and reel SN74CB3T16211DGGR TVSOP - DGV Tape and reel SN74CB3T16211DGVR KR211 VFBGA - GQL (Pb-free) Tape and reel SN74CB3T16211GQLR KR211 VFBGA - ZQL (Pb-free) Tape and reel SN74CB3T16211ZQLR KR211

**Table 1. ORDERING INFORMATION** 

 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



# GQL OR ZQL PACKAGE (TOP VIEW)



**Table 2. TERMINAL ASSIGNMENTS** 


	1	2	3	4	5	6	
Α	1A2	1A1	NC <sup>(1)</sup>	1 <del>OE</del>	2 <del>OE</del>	1B1	
В	1A5	1A4	1A3 1B2		1B3	1B4	
С	1A7	GND	1A6	1B5	GND	1B6	
D	1A10 1A8		1A10 1A8 1A9		1B8	1B7	1B9
E	1A12	1A11			1B10	1B11	
F	2A1	2A2			2B1	1B12	
G	V <sub>CC</sub>	GND	2A3	2B3	GND	2B2	
Н	2A4	2A5	2A6	2B6	2B5	2B4	
J	2A7	2A8	2A9	2B9	2B8	2B7	
K	2A10	2A11	2A12	2B12	2B11	2B10	

(1) NC - No internal connection

Table 3. FUNCTION TABLE (EACH 12-BIT BUS SWITCH)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect


## **LOGIC DIAGRAM (POSITIVE LOGIC)**



Copyright © 2003–2012, Texas Instruments Incorporated



### SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



- (1) Gate voltage (V<sub>G</sub>) is approximately equal to V<sub>CC</sub> + V<sub>T</sub> when the switch is ON and V<sub>I</sub> > V<sub>CC</sub> + V<sub>T</sub>.
- (2) Internal enable signal applied to the switch

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.5	7	V
V <sub>IN</sub>	Control input voltage range (2) (3)		-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage range <sup>(2) (3) (4)</sup>		-0.5	7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0		-50	mA
I <sub>I/O</sub> O	ON-state switch current <sup>(5)</sup>		±128	mA	
	Continuous current through V <sub>CC</sub> or GND		±100	mA	
		DGG package		64	
0	Package thermal impedance (6)	DGV package		48	°C/W
$\theta_{JA}$	Package thermal impedance ***	DL package		56	C/VV
		GQL/ZQL package		42	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
- (5)  $I_1$  and  $I_0$  are used to denote specific conditions for  $I_{1/0}$ .
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

## Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	3.6	V
\/	V <sub>IH</sub> High-level control input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	5.5	V
V <sub>IH</sub>	nigh-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	_ v
.,	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0	0.7	
V <sub>IL</sub>	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	0.8	V
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

www.ti.com

# Electrical Characteristics(1)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITI	MIN	TYP <sup>(2)</sup>	MAX	UNIT		
V <sub>IK</sub>		V <sub>CC</sub> = 3 V, I <sub>I</sub> = -18 mA			-1.2	V		
V <sub>OH</sub>		See Figure 3 and Figure 4						
I <sub>IN</sub>	Control inputs	$V_{CC} = 3.6 \text{ V}, V_{IN} = 3.6 \text{ V to } 5.5 \text{ V or GN}$	D			±10	μA	
l <sub>l</sub>					±20			
		$V_{CC} = 3.6 \text{ V}$ , Switch ON, $V_{IN} = V_{CC}$ or GND	$V_{I} = 0.7 \text{ V to } V_{CC} - 0.7 \text{ V}$			-40	μΑ	
		VIN = VCC or SIVE	$V_{I} = 0 \text{ to } 0.7 \text{ V}$			±5		
I <sub>OZ</sub> (3)		$V_{CC}$ = 3.6 V, $V_{O}$ = 0 to 5.5 V, $V_{I}$ = 0, Switch OFF, $V_{IN}$ = $V_{CC}$ or GND			±10	μΑ		
I <sub>off</sub>		$V_{CC} = 0$ , $V_{O} = 0$ to 5.5 V, $V_{I} = 0$			10	μA		
		$V_{CC} = 3.6 \text{ V}, I_{I/O} = 0,$	$V_I = V_{CC}$ or GND			70		
I <sub>CC</sub>		Switch ON or OFF, $V_{IN} = V_{CC}$ or GND	V <sub>I</sub> = 5.5 V	70		70	μΑ	
$\Delta I_{CC}^{~(4)}$	Control inputs	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0 Other inputs at $V_{CC}$ or GND	0.6 V,			300	μΑ	
C <sub>in</sub>	Control inputs	$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}$			4		pF	
C <sub>io(OFF)</sub>		$V_{CC}$ = 3.3 V, $V_{I/O}$ = 5.5 V, 3.3 V, or GNI Switch OFF, $V_{IN}$ = $V_{CC}$ or GND	D,		5		pF	
0		V <sub>CC</sub> = 3.3 V, Switch ON,	V <sub>I/O</sub> = 5.5 V or 3.3 V		5			
$C_{io(ON)}$		$V_{IN} = V_{CC}$ or GND	$V_{I/O} = GND$		13		pF	
		$V_{CC} = 2.3 \text{ V}$ , TYP at $V_{CC} = 2.5 \text{ V}$ ,	I <sub>O</sub> = 24 mA		5	9.5		
r <sub>on</sub> <sup>(5)</sup>		$V_1 = 0$	I <sub>O</sub> = 16 mA		5	9.5	Ω	
		V 2V V 0	I <sub>O</sub> = 64 mA	5 8		8.5		
		$V_{CC} = 3 \text{ V}, V_I = 0$	I <sub>O</sub> = 32 mA		5	8.5	5	

- $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_{I}$ ,  $V_{O}$ ,  $I_{I}$ , and  $I_{O}$  refer to data pins. All typical values are at  $V_{CC}=3.3~V$  (unless otherwise noted),  $T_{A}=25^{\circ}C$ . For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.
- Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

# **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> = 3 ± 0.3	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> <sup>(1)</sup>	A or B	B or A		0.15		0.25	ns
t <sub>en</sub>	ŌĒ	A or B	1	12	1	10	ns
t <sub>dis</sub>	ŌĒ	A or B	1	7.5	1	8.5	ns

The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).


Copyright © 2003–2012, Texas Instruments Incorporated



#### PARAMETER MEASUREMENT INFORMATION



TEST	V <sub>CC</sub> S1		R <sub>L</sub>	VI	CL	$\mathbf{V}_{\Delta}$
t <sub>pd(s)</sub>	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	3.6 V or GND 5.5 V or GND	30 pF 50 pF	
t <sub>PLZ</sub> /t <sub>PZL</sub>	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$		<b>500</b> Ω <b>500</b> Ω	GND GND	30 pF 50 pF	0.15 V 0.3 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	3.6 V 5.5 V	30 pF 50 pF	0.15 V 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd(s)</sub>. The t<sub>pd</sub> propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms



### **TYPICAL CHARACTERISTICS**





Figure 3. Data Output Voltage vs Data Input Voltage



# TYPICAL CHARACTERISTICS (continued)



### **OUTPUT VOLTAGE HIGH**




Figure 4. V<sub>OH</sub> Values



www.ti.com

# **REVISION HISTORY**

CI	hanges from Revision B (January 2006) to Revision C	Page	Э
•	Updated graphic and note in figure 1.	2	2

www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ MSL rating/ Ball material Peak reflow		Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(0)
74CB3T16211DGVRG4	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KR211
74CB3T16211DGVRG4.B	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KR211
SN74CB3T16211DGGR	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211
SN74CB3T16211DGGR.B	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211
SN74CB3T16211DGVR	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KR211
SN74CB3T16211DGVR.B	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KR211
SN74CB3T16211DL	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211
SN74CB3T16211DL.B	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211
SN74CB3T16211DLR	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211
SN74CB3T16211DLR.B	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width						
В0	Dimension designed to accommodate the component length						
K0	Dimension designed to accommodate the component thickness						
W	Overall width of the carrier tape						
P1	Pitch between successive cavity centers						

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3T16211D	LR SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025



### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN74CB3T16211DLR	SSOP	DL	56	1000	356.0	356.0	53.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025


## **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CB3T16211DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74CB3T16211DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87






### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DL (R-PDSO-G56)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.








### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated