

- High-Bandwidth Data Path (Up To 500 MHz<sup>†</sup>)
- 5-V-Tolerant I/Os with Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (r<sub>on</sub>)
   Characteristics Over Operating Range (r<sub>on</sub> = 4 Ω Typical)
- Rail-to-Rail Switching on Data I/O Ports
   0- to 5-V Switching With 3.3-V V<sub>CC</sub>
   0- to 3.3-V Switching With 2.5-V V<sub>CC</sub>
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C<sub>io(OFF)</sub> = 3.5 pF Typical)
- Fast Switching Frequency (f<sub>OE</sub> = 20 MHz Max)
  - † For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.

DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)



- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I<sub>CC</sub> = 0.7 mA Typical)
- V<sub>CC</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: Differential Signal Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

RGY PACKAGE (TOP VIEW)



#### description/ordering information

The SN74CB3Q3244 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3244 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

SCDS154B - OCTOBER 2003 - REVISED DECEMBER 2004

#### description/ordering information (continued)

The SN74CB3Q3244 is organized as two 4-bit bus switches with separate output-enable ( $1\overline{OE}$ ,  $2\overline{OE}$ ) inputs. It can be used as two 4-bit bus switches or as one 8-bit bus switch. When  $\overline{OE}$  is low, the associated 4-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the associated 4-bit bus switch is OFF, and the high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **ORDERING INFORMATION**

TA	PACKAGI	ʆ	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QFN – RGY	Tape and reel	SN74CB3Q3244RGYR	BU244	
	COIC DW	Tube	SN74CB3Q3244DW	CD202044	
	SOIC - DW	Tape and reel	SN74CB3Q3244DWR	CB3Q3244	
	SSOP – DB	Tape and reel	SN74CB3Q3244DBR	BU244	
-40°C to 85°C	SSOP (QSOP) – DBQ	Tape and reel	SN74CB3Q3244DBQR	CB3Q3244	
	TOOOD DW	Tube	SN74CB3Q3244PW	B.1.0.4.4	
	TSSOP – PW	Tape and reel	SN74CB3Q3244PWR	BU244	
	TVSOP - DGV	Tape and reel	SN74CB3Q3244DGVR	BU244	
	VFBGA – GQN	Tape and reel	SN74CB3Q3244GQNR	BU244	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# GQN PACKAGE (TOP VIEW)



### terminal assignments


	1	2	3	4
Α	1A1	10E	VCC	2OE
В	1A2	2A4	2B4	1B1
С	1A3	2B3	2A3	1B2
D	1A4	2A2	2B2	1B3
Ε	GND	2B1	2A1	1B4

# FUNCTION TABLE (each 4-bit bus switch)


INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect



# logic diagram (positive logic)



### simplified schematic, each FET switch (SW)



†EN is the internal enable signal applied to the switch.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Control input voltage range, V <sub>IN</sub> (see Notes 1 and 2)	–0.5 V to 7 V
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2, and 3)	–0.5 V to 7 V
Control input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0)	–50 mA
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O}$ < 0)	–50 mA
ON-state switch current, I <sub>I/O</sub> (see Note 4)	±64 mA
Continuous current through V <sub>CC</sub> or GND terminals	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 5): DB package	70°C/W
(see Note 5): DBQ package	68°C/W
(see Note 5): DGV package	92°C/W
(see Note 5): DW package	58°C/W
(see Note 5): GQN package	78°C/W
(see Note 5): PW package	83°C/W
(see Note 6): RGY package	37°C/W
Storage temperature range, T <sub>stq</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
  - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 3.  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .
  - 4. II and IO are used to denote specific conditions for II/O.
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 6. The package thermal impedance is calculated in accordance with JESD 51-5.

## recommended operating conditions (see Note 7)

		MIN	MAX	UNIT
Vcc	Supply voltage	2.3	3.6	V
.,	$V_{CC} = 2.3 \text{ V to } 2.3 \text{ V}$	7 V 1.7	5.5	.,
VIH	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V} \text{ to } 3.0 \text{ V}_{CC} = 2.7 \text{ V}_{CC} = 2$	6 V 2	5.5	V
,,	$V_{CC} = 2.3 \text{ V to } 2.3 \text{ V}$	7 V 0	0.7	.,
VIL	Low-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.0 \text{ V}_{CC} = 2.7 \text{ V to } 3.0 $	6 V 0	0.8	V
V <sub>I/O</sub>	Data input/output voltage	0	5.5	V
TA	Operating free-air temperature	-40	85	°C

NOTE 7: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER		TEST CONDITION	IS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 3.6 \text{ V},$	I <sub>I</sub> = -18 mA				-1.8	V
I <sub>IN</sub>	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = 0 \text{ to } 5.5 \text{ V}$				±1	μΑ
loz‡		V <sub>CC</sub> = 3.6 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			±1	μΑ
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	V <sub>I</sub> = 0			1	μΑ
Icc		V <sub>CC</sub> = 3.6 V,	$I_{I/O} = 0$ , Switch ON or OFF,	$V_{IN} = V_{CC}$ or GND		0.7	2	mA
∆lcc§	Control inputs	V <sub>CC</sub> = 3.6 V,	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND			30	μΑ
ICCD¶	Per control input	V <sub>CC</sub> = 3.6 V, Control input switching	A and B ports open, at 50% duty cycle			0.14	0.15	mA/ MHz
C <sub>in</sub>	Control inputs	$V_{CC} = 3.3 \text{ V},$	V <sub>IN</sub> = 5.5 V, 3.3 V, or	0		2.5	3.5	pF
C <sub>io(OFF</sub>	=)	V <sub>CC</sub> = 3.3 V,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		3.5	5	pF
C <sub>io(ON)</sub>	)	V <sub>CC</sub> = 3.3 V,	Switch ON, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		9	11	pF
		$V_{CC} = 2.3 \text{ V},$	$V_{ } = 0,$	$I_O = 30 \text{ mA}$		4	8	
_ #		TYP at $V_{CC} = 2.5 \text{ V}$	V <sub>I</sub> = 1.7 V,	$I_{O} = -15 \text{ mA}$		5	9	Ω
r <sub>on</sub> #		V <sub>CC</sub> = 3 V	$V_{I} = 0$ ,	I <sub>O</sub> = 30 mA		4	6	22
		ACC = 2 A	V <sub>I</sub> = 2.4 V,	$I_{O} = -15 \text{ mA}$		5	8	

VIN and IIN refer to control inputs. VI, VO, II, and IO refer to data pins.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	V <sub>CC</sub> =	2.5 V 2 V	V <sub>CC</sub> =	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	1
fOE	ŌĒ	A or B		10		20	MHz
tpd <sup>☆</sup>	A or B	B or A		0.12		0.2	ns
t <sub>en</sub>	ŌE	A or B	2.8	7.1	2.5	5.9	ns
<sup>t</sup> dis	ŌĒ	A or B	1	5.8	1.5	5.8	ns

Il Maximum switching frequency for control input ( $V_O > V_{CC}$ ,  $V_I = 5$  V,  $R_L \ge 1$  M $\Omega$ ,  $C_L = 0$ )



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.

<sup>&</sup>lt;sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

<sup>¶</sup> This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).

<sup>#</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

<sup>\*</sup>The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




Figure 1. Typical  $r_{on}$  vs  $V_{I}$ ,  $V_{CC}$  = 3.3 V and  $I_{O}$  = -15 mA






Figure 2. Typical  $I_{CC}$  vs  $\overline{OE}$  Switching Frequency,  $V_{CC}$  = 3.3 V



#### PARAMETER MEASUREMENT INFORMATION



TEST	VCC	S1	RL	VI	CL	${f v}_{\Delta}$
tpd(s)	2.5 V $\pm$ 0.2 V	Open	500 Ω	V <sub>CC</sub> or GND	30 pF	
-pu(s)	3.3 V $\pm$ 0.3 V	Open	500 Ω	V <sub>CC</sub> or GND	50 pF	
tplz/tpzl	2.5 V $\pm$ 0.2 V	2×VCC	500 Ω	GND	30 pF	0.15 V
'PLZ''PZL	3.3 V $\pm$ 0.3 V	2×VCC	500 Ω	GND	50 pF	0.3 V
4/4	2.5 V ± 0.2 V	GND	500 Ω	VCC	30 pF	0.15 V
tPHZ/tPZH	3.3 V $\pm$ 0.3 V	GND	500 Ω	VCC	50 pF	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms



www.ti.com

17-Jun-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	( )	( )			(-/	(4)	(5)		(-)
SN74CB3Q3244DBQR	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CB3Q3244
SN74CB3Q3244DBQR.A	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CB3Q3244
SN74CB3Q3244DBQR.B	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CB3Q3244
SN74CB3Q3244DBQRG4	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CB3Q3244
SN74CB3Q3244DBQRG4.A	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CB3Q3244
SN74CB3Q3244DBQRG4.B	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CB3Q3244
SN74CB3Q3244DGVR	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU244
SN74CB3Q3244DGVR.B	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU244
SN74CB3Q3244PW	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 85	BU244
SN74CB3Q3244PWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU244
SN74CB3Q3244PWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU244
SN74CB3Q3244PWR.B	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU244
SN74CB3Q3244PWRG4	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU244
SN74CB3Q3244PWRG4.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU244
SN74CB3Q3244PWRG4.B	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU244
SN74CB3Q3244RGYR	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU244
SN74CB3Q3244RGYR.A	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU244
SN74CB3Q3244RGYR.B	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU244
SN74CB3Q3244RGYRG4	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU244
SN74CB3Q3244RGYRG4.A	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU244
SN74CB3Q3244RGYRG4.B	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU244

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3Q3244DBQR	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CB3Q3244DBQRG4	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CB3Q3244DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CB3Q3244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74CB3Q3244PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74CB3Q3244RGYR	VQFN	RGY	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
SN74CB3Q3244RGYRG4	VQFN	RGY	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1



www.ti.com 24-Jul-2025




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CB3Q3244DBQR	SSOP	DBQ	20	2500	353.0	353.0	32.0
SN74CB3Q3244DBQRG4	SSOP	DBQ	20	2500	353.0	353.0	32.0
SN74CB3Q3244DGVR	TVSOP	DGV	20	2000	353.0	353.0	32.0
SN74CB3Q3244PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74CB3Q3244PWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74CB3Q3244RGYR	VQFN	RGY	20	3000	353.0	353.0	32.0
SN74CB3Q3244RGYRG4	VQFN	RGY	20	3000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DBQ (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AD.



### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated