SCBS025C - SEPTEMBER 1988 - REVISED APRIL 1994


- State-of-the-Art BiCMOS Design Substantially Reduces Standby Current
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Plastic and Ceramic 300-mil DIPs (J, N)

description


The 'BCT640 bus transceiver is designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The SN54BCT640 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT640 is characterized for operation from 0°C to 70°C.

SN54BCT640 . . . J OR W PACKAGE SN74BCT640 . . . DW OR N PACKAGE (TOP VIEW)



SN54BCT640 . . . FK PACKAGE (TOP VIEW)




FUNCTION TABLE


INP	UTS	ODED ATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

SCBS025C - SEPTEMBER 1988 - REVISED APRIL 1994

logic symbol†



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	– 0.5 V to 7 V
Input voltage range: Control inputs (see Note 1)	– 0.5 V to 7 V
I/O ports (see Note 1)	– 0.5 V to 5.5 V
Voltage range applied to any output in the disab	ed or power-off state, $V_{\mbox{O}}$ – 0.5 V to 5.5 V
Voltage range applied to any output in the high	rate, V _O – 0.5 V to V _{CC}
Input clamp current, I _{IK}	
Current into any output in the low state: SN54B6	T640 96 mA
SN74B0	T640 128 mA
Operating free-air temperature range: SN54B6	T640 – 55°C to 125°C
SN74B	T6400°C to 70°C
Storage temperature range	– 65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS025C - SEPTEMBER 1988 - REVISED APRIL 1994

recommended operating conditions

			SN	54BCT6	40	SN	74BCT6	40	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH High-level input voltage						2			V
V _{IL}	Low-level input voltage				8.0			0.8	V
I _{IK}	Input clamp current			-18			-18	mA	
	I Pale Level and and annual	A port			-3			-3	0
ІОН	High-level output current	B port			-12			-15	mA
I _{OL} Low-level output current		A port			20			24	A
		B port			48			64	mA
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54BCT6	40	SN	74BCT6	40		
P/	ARAMETER	TES	T CONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
	A and	V 45V	I _{OH} = -1 mA	2.5	3.4		2.5	3.4			
	A port	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3			
∨он			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V	
	B port	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2						
			$I_{OH} = -15 \text{ mA}$				2	3.1			
	A	V 45V	I _{OL} = 20 mA		0.3	0.5					
.,	A port	V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	.,	
VOL	D	V 45V	I _{OL} = 48 mA		0.38	0.55				V	
	B port	VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$					0.42	0.55		
	A or B port	V _{CC} = 4.5 V V _{CC} = 5.5 V,	V 55V			1			1	4	
I _I	Control inputs	VCC = 5.5 V,	V _I = 5.5 V			0.1			0.1	mA	
. +	A or B port	.,	V 07V			70			70	•	
¹IH [‡]	Control inputs	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ	
. +	A or B port	V 55V	V 05V			-0.6			-0.6	4	
I _{IL} ‡	Control inputs	V _{CC} = 5.5 V,	$V_{I} = 0.5 V$			-0.65			-0.65	mA	
	A port	.,		-60		-150	-60		-150		
los§	B port	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100		-225	mA	
ICCL	A to B	V _{CC} = 5.5 V			53	84		53	94	mA	
ICCH	A to B	V _{CC} = 5.5 V			23	37		23	41	mA	
ICCZ		V _{CC} = 5.5 V			4	10		4	11	mA	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current. § Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SN54BCT640, SN74BCT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS025C - SEPTEMBER 1988 - REVISED APRIL 1994

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 5 V, C_{L} = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_{A} = 25°C			V ₍ C R: R: T _/	UNIT				
			′1	3CT640		SN54B	CT640	SN74BCT640			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	A == D	B or A	0.5	3.6	5.6	0.5	7	0.5	6.5	ns	
t _{PHL}	A or B		0.5	1.9	3.4	0.5	3.8	0.5	3.7		
^t PZH	ŌĒ	A D	3.1	6.4	8.9	2.6	10.5	2.6	10.2		
tPZL	OE	A or B	4.1	6.9	9.5	3.5	12.3	3.5	10.7	ns	
^t PHZ	ŌĒ	A or B	1.9	5	7.9	1.4	12.2	1.4	10.2	ns	
tPLZ	OE .		1.8	4.3	6.8	1.5	8.3	1.5	7.8	115	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



www.ti.com

29-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9075201M2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9075201M2A SNJ54BCT 640FK
5962-9075201MRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9075201MR A SNJ54BCT640J
5962-9075201MSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9075201MS A SNJ54BCT640W
SN74BCT640DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT640
SN74BCT640DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT640
SN74BCT640N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74BCT640N
SN74BCT640N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74BCT640N
SN74BCT640NSR	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT640
SN74BCT640NSR.A	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT640
SNJ54BCT640FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9075201M2A SNJ54BCT 640FK
SNJ54BCT640FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9075201M2A SNJ54BCT 640FK
SNJ54BCT640J	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9075201MR A SNJ54BCT640J
SNJ54BCT640J.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9075201MR A SNJ54BCT640J
SNJ54BCT640W	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9075201MS A SNJ54BCT640W

29-May-2025



www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SNJ54BCT640W.A	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9075201MS A SNJ54BCT640W

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54BCT640, SN74BCT640:

Catalog: SN74BCT640

Military: SN54BCT640

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	SN74BCT640NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74BCT640NSR	SOP	NS	20	2000	356.0	356.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9075201M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9075201MSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74BCT640DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74BCT640DW.A	DW	SOIC	20	25	507	12.83	5080	6.6
SN74BCT640N	N	PDIP	20	20	506	13.97	11230	4.32
SN74BCT640N.A	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54BCT640FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54BCT640FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54BCT640W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54BCT640W.A	W	CFP	20	25	506.98	26.16	6220	NA

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated