



SN74AXC2T245-Q1 Automotive 2-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation and Tri-State Outputs

1 Features

- AEC-Q100 automotive qualified
- Fully configurable dual-rail design allows each port to operate with a power supply range from 0.65 V to 3.6 V
- Operating temperature from -40°C to $+125^{\circ}\text{C}$
- DIR control input for each channel
- Glitch-free power supply sequencing
- Up to 380 Mbps support when translating from 1.8 V to 3.3 V
- V_{CC} isolation feature
 - If either V_{CC} input is below 100 mV, all I/O outputs are disabled and become high-impedance
- I_{off} supports partial-power-down mode operation
- Compatible with AVC-family level shifters
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD protection exceeds JEDEC JS-001
 - 8000-V Human-body model
 - 1000-V Charged-device model

2 Applications

- HEV/EV
- Infotainment head unit
- ADAS fusion
- ADAS front camera
- Enterprise and communications

3 Description

The SN74AXC2T245-Q1 is a two-bit noninverting bus transceiver that uses two individually configurable power-supply rails. The device is operational with both V_{CCA} and V_{CCB} supplies as low as 0.65 V. The A port is designed to track V_{CCA} , which accepts any supply voltage from 0.65 V to 3.6 V. The B port is designed to track V_{CCB} , which also accepts any supply voltage from 0.65 V to 3.6 V. Additionally the SN74AXC2T245-Q1 is compatible with a single-supply system.

The SN74AXC2T245-Q1 device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level of the direction-control inputs (DIRx). The SN74AXC2T245-Q1 device is designed so the control pin (DIR) is referenced to V_{CCA} .

This device is fully specified for partial-power-down applications using the I_{off} current. The I_{off} protection circuitry ensures that no excessive current is drawn from or to an input, output, or combined I/O that is biased to a specific voltage while the device is powered down.

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} is less than 100 mV, both I/O ports enter a high-impedance state by disabling their outputs.

Glitch-free power supply sequencing allows either supply rail to be powered on or off in any order while providing robust power sequencing performance.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CAXC2T245QRSWRQ1	UQFN (10)	1.80 mm x 1.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram





Table of Contents

1 Features	1	7.1 Load Circuit and Voltage Waveforms	17
2 Applications	1	8 Detailed Description	19
3 Description	1	8.1 Overview	19
4 Revision History	2	8.2 Functional Block Diagram	19
5 Pin Configuration and Functions	3	8.3 Feature Description	19
6 Specifications	4	8.4 Device Functional Modes	20
6.1 Absolute Maximum Ratings	4	9 Application and Implementation	21
6.2 ESD Ratings	4	9.1 Application Information	21
6.3 Recommended Operating Conditions	5	9.2 Typical Application	21
6.4 Thermal Information	5	10 Power Supply Recommendations	23
6.5 Electrical Characteristics	6	11 Layout	23
6.6 Switching Characteristics, $V_{CCA} = 0.7 \pm 0.05 \text{ V}$	7	11.1 Layout Guidelines	23
6.7 Switching Characteristics, $V_{CCA} = 0.8 \pm 0.04 \text{ V}$	8	11.2 Layout Example	23
6.8 Switching Characteristics, $V_{CCA} = 0.9 \pm 0.045 \text{ V}$	9	12 Device and Documentation Support	24
6.9 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.1 \text{ V}$	10	12.1 Related Documentation	24
6.10 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1 \text{ V}$	11	12.2 Receiving Notification of Documentation Updates	24
6.11 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15 \text{ V}$	12	12.3 Support Resources	24
6.12 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2 \text{ V}$	13	12.4 Trademarks	24
6.13 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3 \text{ V}$	14	12.5 Electrostatic Discharge Caution	24
6.14 Operating Characteristics: $T_A = 25^\circ\text{C}$	15	12.6 Glossary	24
7 Parameter Measurement Information	17	13 Mechanical, Packaging, and Orderable Information	24

4 Revision History

Changes from Original (February 2020) to Revision A	Page
Changed device status to Production Data	1

5 Pin Configuration and Functions



Pin Functions

PIN	NO.	DESCRIPTION
NAME	RSW	
DIR2	1	Direction Pin for channel A2/B2, Connect to GND or to V_{CCA}
$\overline{OE}$	2	Tri-state output-mode enable. Pull OE high to place all outputs in tri-state mode. Referenced to V_{CCA} .
GND	3	Ground
B2	4	Output or input depending on state of DIR2. Output level depends on V_{CCB} .
B1	5	Output or input depending on state of DIR1. Output level depends on V_{CCB} .
V_{CCB}	6	Supply Voltage B
V_{CCA}	7	Supply Voltage A
A1	8	Output or input depending on state of DIR1. Output level depends on V_{CCA} .
A2	9	Output or input depending on state of DIR2. Output level depends on V_{CCA} .
DIR1	10	Direction Pin for channel A1/B1, Connect to GND or to V_{CCA}

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CCA}	Supply voltage A		–0.5	4.2	V
V _{CCB}	Supply voltage B		–0.5	4.2	V
V _I	Input Voltage ⁽²⁾	I/O Ports (A Port)	–0.5	4.2	V
		I/O Ports (B Port)	–0.5	4.2	
		Control Inputs	–0.5	4.2	
V _O	Voltage applied to any output in the high-impedance or power-off state ⁽²⁾	A Port	–0.5	4.2	V
		B Port	–0.5	4.2	
V _O	Voltage applied to any output in the high or low state ⁽²⁾⁽³⁾	A Port	–0.5	V _{CCA} + 0.2	V
		B Port	–0.5	V _{CCB} + 0.2	
I _{IK}	Input clamp current	V _I < 0	–50		mA
I _{OK}	Output clamp current	V _O < 0	–50		mA
I _O	Continuous output current		–50	50	mA
	Continuous current through V _{CC} or GND		–100	100	mA
T _j	Junction Temperature			150	°C
T _{stg}	Storage temperature		–65	150	°C

- (1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.2 V maximum if the output current rating is observed.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±8000	V
		Charged device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾⁽³⁾

				MIN	MAX	UNIT
V _{CCA}	Supply voltage A			0.65	3.6	V
V _{CCB}	Supply voltage B			0.65	3.6	V
V _{IH}	High-level input voltage	Data Inputs	V _{CCI} = 0.65 V - 0.75 V	V _{CCI} × 0.70	V	
			V _{CCI} = 0.76 V - 1 V	V _{CCI} × 0.70		
			V _{CCI} = 1.1 V - 1.95 V	V _{CCI} × 0.65		
			V _{CCI} = 2.3 V - 2.7 V	1.6		
			V _{CCI} = 3 V - 3.6 V	2		
		Control Inputs(DIRx, $\overline{\text{OE}}$) Referenced to V _{CCA}	V _{CCA} = 0.65 V - 0.75 V	V _{CCA} × 0.70		
			V _{CCA} = 0.76 V - 1 V	V _{CCA} × 0.70		
			V _{CCA} = 1.1 V - 1.95 V	V _{CCA} × 0.65		
			V _{CCA} = 2.3 V - 2.7 V	1.6		
			V _{CCA} = 3 V - 3.6 V	2		
V _{IL}	Low-level input voltage	Data Inputs	V _{CCI} = 0.65 V - 0.75 V	V _{CCI} × 0.30	V	
			V _{CCI} = 0.76 V - 1 V	V _{CCI} × 0.30		
			V _{CCI} = 1.1 V - 1.95 V	V _{CCI} × 0.35		
			V _{CCI} = 2.3 V - 2.7 V	0.7		
			V _{CCI} = 3 V - 3.6 V	0.8		
		Control Inputs(DIRx, $\overline{\text{OE}}$) Referenced to V _{CCA}	V _{CCA} = 0.65 V - 0.75 V	V _{CCA} × 0.30		
			V _{CCA} = 0.76 V - 1 V	V _{CCA} × 0.30		
			V _{CCA} = 1.1 V - 1.95 V	V _{CCA} × 0.35		
			V _{CCA} = 2.3 V - 2.7 V	0.7		
			V _{CCA} = 3 V - 3.6 V	0.8		
V _I	Input voltage ⁽³⁾			0	3.6	V
V _O	Output voltage	Active State	0	V _{CCO}	V	
		Tri-State	0	3.6		
Δt/Δv	Input transition rate				10	ns/V
T _A	Operating free-air temperature			−40	125	°C

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, [Implications of Slow or Floating CMOS Inputs](#).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74AXC2T245-Q1	UNIT
		RSW (UQFN)	
		10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	209.0	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	129.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	122.9	°C/W
ψ _{JT}	Junction-to-top characterization parameter	18.4	°C/W
ψ _{JB}	Junction-to-board characterization parameter	122.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS		V _{CCA}	V _{CCB}	Operating free-air temperature (T _A)						UNIT
						-40°C to 85°C			-40°C to 125°C			
						MIN	TYP ⁽³⁾	MAX	MIN	TYP ⁽³⁾	MAX	
V _{OH}	High-level output voltage	V _I = V _{IH}	I _{OH} = -100 μA	0.7 V - 3.6 V	0.7 V - 3.6 V	V _{CCO} – 0.1		V _{CCO} – 0.1		V		
			I _{OH} = -50 μA	0.65 V	0.65 V	0.55		0.55				
			I _{OH} = -200 μA	0.76 V	0.76 V	0.58		0.58				
			I _{OH} = -500 μA	0.85 V	0.85 V	0.65		0.65				
			I _{OH} = -3 mA	1.1 V	1.1 V	0.85		0.85				
			I _{OH} = -6 mA	1.4 V	1.4 V	1.05		1.05				
			I _{OH} = -8 mA	1.65 V	1.65 V	1.2		1.2				
			I _{OH} = -9 mA	2.3 V	2.3 V	1.75		1.75				
			I _{OH} = -12 mA	3 V	3 V	2.3		2.3				
V _{OL}	Low-level output voltage	V _I = V _{IL}	I _{OL} = 100 μA	0.7 V - 3.6 V	0.7 V - 3.6 V			0.1		V		
			I _{OL} = 50 μA	0.65 V	0.65 V			0.1				
			I _{OL} = 200 μA	0.76 V	0.76 V			0.18				
			I _{OL} = 500 μA	0.85 V	0.85 V			0.2				
			I _{OL} = 3 mA	1.1 V	1.1 V			0.25				
			I _{OL} = 6 mA	1.4 V	1.4 V			0.35				
			I _{OL} = 8 mA	1.65 V	1.65 V			0.45				
			I _{OL} = 9 mA	2.3 V	2.3 V			0.55				
			I _{OL} = 12 mA	3 V	3 V			0.7				
I _I	Input leakage current	Control inputs (DIRx, $\overline{OE}$): V _I = V _{CCA} or GND		0.65 V- 3.6 V	0.65 V- 3.6 V	–0.5		0.5		–1	1	μA
		Data Inputs (Ax, Bx) V _I = V _{CCI} or GND		0.65 V- 3.6 V	0.65 V- 3.6 V	–4		4		–8	8	μA
I _{off}	Partial power down current	A or B Port V _I or V _O = 0 V - 3.6 V		0 V	0 V - 3.6 V	–4		4		–8	8	μA
				0 V - 3.6 V	0 V	–4		4		–8	8	
I _{OZ}	Tri-state output current ⁽⁴⁾	A or B Port V _I = V _{CCI} or GND, V _O = V _{CCO} or GND, $\overline{OE}$ = V _{IH}		3.6 V	3.6 V	–4		4		–8	8	μA
I _{CCA}	V _{CCA} supply current	V _I = V _{CCI} or GND	I _O = 0	0.65 V- 3.6 V	0.65 V- 3.6 V			10		14		μA
				0 V	3.6 V	–2		–12				
				3.6 V	0 V			5		10		
I _{CCB}	V _{CCB} supply current	V _I = V _{CCI} or GND	I _O = 0	0.65 V- 3.6 V	0.65 V- 3.6 V			10		14		μA
				0 V	3.6 V			5		10		
				3.6 V	0 V	–2		–12				
I _{CCA} + I _{CCB}	Combined supply current	V _I = V _{CCI} or GND	I _O = 0	0.65 V- 3.6 V	0.65 V- 3.6 V			16		23		μA
C _i	Control input capacitance	V _I = 3.3 V or GND		3.3 V	3.3 V	3.0		3.0				pF
C _{io}	Data I/O capacitance	$\overline{OE}$ = V _{CCA} , V _O = 1.65V DC +1 MHz -16 dBm sine wave		3.3 V	3.3 V	5.1		5.1				pF

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) All typical data is taken at 25°C.

(4) For I/O ports, the parameter I_{OZ} includes the input leakage current.

6.6 Switching Characteristics, $V_{CCA} = 0.7 \pm 0.05 \text{ V}$

See [Figure 1](#) and [Table 1](#) for test circuit and loading. See [Figure 2](#), [Figure 3](#), and [Figure 4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})																UNIT
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		3.3 ± 0.3 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Propagation delay	A	B	-40°C to 85°C	0.5	169	0.5	115	0.5	84	0.5	50	0.5	51	0.5	56	0.5	72	0.5	106	ns
				-40°C to 125°C	0.5	169	0.5	115	0.5	84	0.5	50	0.5	51	0.5	56	0.5	72	0.5	106	
		B	A	-40°C to 85°C	0.5	169	0.5	149	0.5	122	0.5	84	0.5	79	0.5	78	0.5	77	0.5	76	
				-40°C to 125°C	0.5	169	0.5	149	0.5	122	0.5	84	0.5	79	0.5	78	0.5	77	0.5	76	
t _{dis}	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	ns
				-40°C to 125°C	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	
		$\overline{OE}$	B	-40°C to 85°C	0.5	129	0.5	102	0.5	88	0.5	48	0.5	43	0.5	43	0.5	53	0.5	98	
				-40°C to 125°C	0.5	129	0.5	102	0.5	88	0.5	48	0.5	43	0.5	43	0.5	53	0.5	98	
t _{en}	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	ns
				-40°C to 125°C	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	
		$\overline{OE}$	B	-40°C to 85°C	0.5	212	0.5	131	0.5	94	0.5	54	0.5	42	0.5	43	0.5	60	0.5	128	
				-40°C to 125°C	0.5	212	0.5	136	0.5	102	0.5	59	0.5	43	0.5	43	0.5	60	0.5	128	

SN74AXC2T245-Q1

SCES908A –FEBRUARY 2020–REVISED APRIL 2020

www.ti.com

6.7 Switching Characteristics, $V_{CCA} = 0.8 \pm 0.04 \text{ V}$

See [Figure 1](#) and [Table 1](#) for test circuit and loading. See [Figure 2](#), [Figure 3](#), and [Figure 4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})																UNIT
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		3.3 ± 0.3 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Propagation delay	A	B	-40°C to 85°C	0.5	149	0.5	94	0.5	63	0.5	34	0.5	28	0.5	27	0.5	28	0.5	34	ns
				-40°C to 125°C	0.5	149	0.5	94	0.5	63	0.5	34	0.5	28	0.5	27	0.5	28	0.5	34	
		B	A	-40°C to 85°C	0.5	115	0.5	94	0.5	76	0.5	50	0.5	41	0.5	40	0.5	39	0.5	38	
				-40°C to 125°C	0.5	115	0.5	94	0.5	76	0.5	50	0.5	41	0.5	40	0.5	39	0.5	38	
t _{dis}	Disable time	$\overline{\text{OE}}$	A	-40°C to 85°C	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	ns
				-40°C to 125°C	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	
		$\overline{\text{OE}}$	B	-40°C to 85°C	0.5	121	0.5	94	0.5	79	0.5	38	0.5	32	0.5	31	0.5	30	0.5	35	
				-40°C to 125°C	0.5	121	0.5	94	0.5	79	0.5	38	0.5	32	0.5	31	0.5	30	0.5	35	
t _{en}	Enable time	$\overline{\text{OE}}$	A	-40°C to 85°C	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	ns
				-40°C to 125°C	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	
		$\overline{\text{OE}}$	B	-40°C to 85°C	0.5	198	0.5	121	0.5	84	0.5	46	0.5	33	0.5	28	0.5	28	0.5	35	
				-40°C to 125°C	0.5	198	0.5	128	0.5	95	0.5	52	0.5	35	0.5	30	0.5	28	0.5	35	

6.8 Switching Characteristics, $V_{CCA} = 0.9 \pm 0.045 \text{ V}$

See [Figure 1](#) and [Table 1](#) for test circuit and loading. See [Figure 2](#), [Figure 3](#), and [Figure 4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})																UNIT
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		3.3 ± 0.3 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Propagation delay	A	B	-40°C to 85°C	0.5	122	0.5	76	0.5	51	0.5	23	0.5	18	0.5	16	0.5	15	0.5	17	ns
				-40°C to 125°C	0.5	122	0.5	76	0.5	51	0.5	23	0.5	18	0.5	16	0.5	15	0.5	17	
		B	A	-40°C to 85°C	0.5	84	0.5	63	0.5	51	0.5	39	0.5	28	0.5	24	0.5	21	0.5	21	
				-40°C to 125°C	0.5	84	0.5	63	0.5	51	0.5	39	0.5	28	0.5	24	0.5	21	0.5	21	
t _{dis}	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	ns
				-40°C to 125°C	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	
		$\overline{OE}$	B	-40°C to 85°C	0.5	116	0.5	89	0.5	74	0.5	33	0.5	26	0.5	25	0.5	22	0.5	25	
				-40°C to 125°C	0.5	116	0.5	89	0.5	75	0.5	33	0.5	27	0.5	25	0.5	23	0.5	26	
t _{en}	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	ns
				-40°C to 125°C	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	
		$\overline{OE}$	B	-40°C to 85°C	0.5	184	0.5	115	0.5	78	0.5	42	0.5	29	0.5	25	0.5	20	0.5	21	
				-40°C to 125°C	0.5	184	0.5	123	0.5	91	0.5	48	0.5	32	0.5	26	0.5	21	0.5	22	

SN74AXC2T245-Q1

SCES908A –FEBRUARY 2020–REVISED APRIL 2020

www.ti.com

6.9 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.1 \text{ V}$

See [Figure 1](#) and [Table 1](#) for test circuit and loading. See [Figure 2](#), [Figure 3](#), and [Figure 4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})																UNIT
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		3.3 ± 0.3 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Propagation delay	A	B	-40°C to 85°C	0.5	84	0.5	50	0.5	39	0.5	15	0.5	10	0.5	9	0.5	7	0.5	8	ns
				-40°C to 125°C	0.5	84	0.5	50	0.5	39	0.5	15	0.5	11	0.5	9	0.5	8	0.5	8	
		B	A	-40°C to 85°C	0.5	50	0.5	33	0.5	23	0.5	15	0.5	12	0.5	10	0.5	8	0.5	7	
				-40°C to 125°C	0.5	50	0.5	33	0.5	23	0.5	15	0.5	12	0.5	10	0.5	8	0.5	7	
t _{dis}	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	ns
				-40°C to 125°C	0.5	26	0.5	26	0.5	26	0.5	26	0.5	26	0.5	26	0.5	26	0.5	26	
		$\overline{OE}$	B	-40°C to 85°C	0.5	110	0.5	83	0.5	69	0.5	27	0.5	20	0.5	18	0.5	15	0.5	15	
				-40°C to 125°C	0.5	110	0.5	84	0.5	70	0.5	28	0.5	22	0.5	20	0.5	16	0.5	16	
t _{en}	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	ns
				-40°C to 125°C	0.5	30	0.5	30	0.5	30	0.5	30	0.5	30	0.5	30	0.5	30	0.5	30	
		$\overline{OE}$	B	-40°C to 85°C	0.5	154	0.5	102	0.5	70	0.5	37	0.5	25	0.5	20	0.5	15	0.5	13	
				-40°C to 125°C	0.5	165	0.5	112	0.5	83	0.5	43	0.5	28	0.5	22	0.5	17	0.5	15	

6.10 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1 \text{ V}$

See [Figure 1](#) and [Table 1](#) for test circuit and loading. See [Figure 2](#), [Figure 3](#), and [Figure 4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})																UNIT
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		3.3 ± 0.3 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Propagation delay	A	B	-40°C to 85°C	0.5	79	0.5	41	0.5	28	0.5	12	0.5	9	0.5	7	0.5	6	0.5	6	ns
				-40°C to 125°C	0.5	79	0.5	41	0.5	28	0.5	12	0.5	9	0.5	8	0.5	6	0.5	6	
		B	A	-40°C to 85°C	0.5	50	0.5	28	0.5	18	0.5	10	0.5	9	0.5	8	0.5	6	0.5	5	
				-40°C to 125°C	0.5	50	0.5	28	0.5	18	0.5	11	0.5	9	0.5	8	0.5	6	0.5	5	
t _{dis}	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	ns
				-40°C to 125°C	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	
		$\overline{OE}$	B	-40°C to 85°C	0.5	108	0.5	82	0.5	67	0.5	25	0.5	18	0.5	16	0.5	13	0.5	13	
				-40°C to 125°C	0.5	108	0.5	82	0.5	68	0.5	26	0.5	20	0.5	18	0.5	14	0.5	14	
t _{en}	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	ns
				-40°C to 125°C	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	
		$\overline{OE}$	B	-40°C to 85°C	0.5	148	0.5	92	0.5	65	0.5	34	0.5	22	0.5	18	0.5	13	0.5	11	
				-40°C to 125°C	0.5	157	0.5	106	0.5	78	0.5	40	0.5	25	0.5	20	0.5	15	0.5	13	

SN74AXC2T245-Q1

SCES908A –FEBRUARY 2020–REVISED APRIL 2020

www.ti.com

6.11 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15 \text{ V}$

See [Figure 1](#) and [Table 1](#) for test circuit and loading. See [Figure 2](#), [Figure 3](#), and [Figure 4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})																UNIT
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		3.3 ± 0.3 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Propagation delay	A	B	-40°C to 85°C	0.5	78	0.5	40	0.5	24	0.5	10	0.5	8	0.5	7	0.5	6	0.5	5	ns
				-40°C to 125°C	0.5	78	0.5	40	0.5	24	0.5	10	0.5	8	0.5	7	0.5	6	0.5	5	
		B	A	-40°C to 85°C	0.5	56	0.5	27	0.5	16	0.5	9	0.5	7	0.5	7	0.5	5	0.5	4	
				-40°C to 125°C	0.5	56	0.5	27	0.5	16	0.5	9	0.5	8	0.5	7	0.5	6	0.5	5	
t _{dis}	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	ns
				-40°C to 125°C	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	
		$\overline{OE}$	B	-40°C to 85°C	0.5	108	0.5	81	0.5	67	0.5	24	0.5	18	0.5	16	0.5	12	0.5	12	
				-40°C to 125°C	0.5	108	0.5	82	0.5	67	0.5	26	0.5	19	0.5	17	0.5	13	0.5	13	
t _{en}	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	ns
				-40°C to 125°C	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	
		$\overline{OE}$	B	-40°C to 85°C	0.5	147	0.5	88	0.5	62	0.5	32	0.5	21	0.5	17	0.5	13	0.5	11	
				-40°C to 125°C	0.5	155	0.5	103	0.5	74	0.5	38	0.5	24	0.5	19	0.5	14	0.5	12	

6.12 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2 \text{ V}$

See [Figure 1](#) and [Table 1](#) for test circuit and loading. See [Figure 2](#), [Figure 3](#), and [Figure 4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})																UNIT
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		3.3 ± 0.3 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Propagation delay	A	B	-40°C to 85°C	0.5	77	0.5	39	0.5	22	0.5	8	0.5	6	0.5	5	0.5	5	0.5	4	ns
				-40°C to 125°C	0.5	77	0.5	39	0.5	22	0.5	8	0.5	6	0.5	5	0.5	5	0.5	5	
		B	A	-40°C to 85°C	0.5	71	0.5	28	0.5	15	0.5	7	0.5	6	0.5	5	0.5	5	0.5	4	
				-40°C to 125°C	0.5	71	0.5	28	0.5	15	0.5	8	0.5	6	0.5	6	0.5	5	0.5	4	
t _{dis}	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	ns
				-40°C to 125°C	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	
		$\overline{OE}$	B	-40°C to 85°C	0.5	108	0.5	81	0.5	66	0.5	24	0.5	17	0.5	15	0.5	11	0.5	11	
				-40°C to 125°C	0.5	108	0.5	81	0.5	67	0.5	25	0.5	18	0.5	16	0.5	12	0.5	12	
t _{en}	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	ns
				-40°C to 125°C	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	
		$\overline{OE}$	B	-40°C to 85°C	0.5	146	0.5	86	0.5	59	0.5	29	0.5	19	0.5	15	0.5	12	0.5	10	
				-40°C to 125°C	0.5	153	0.5	101	0.5	72	0.5	35	0.5	21	0.5	17	0.5	13	0.5	11	

SN74AXC2T245-Q1

SCES908A –FEBRUARY 2020–REVISED APRIL 2020

www.ti.com

6.13 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3 \text{ V}$

See [Figure 1](#) and [Table 1](#) for test circuit and loading. See [Figure 2](#), [Figure 3](#), and [Figure 4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})																UNIT
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		3.3 ± 0.3 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Propagation delay	A	B	-40°C to 85°C	0.5	76	0.5	38	0.5	21	0.5	7	0.5	5	0.5	4	0.5	4	0.5	4	ns
				-40°C to 125°C	0.5	76	0.5	38	0.5	21	0.5	8	0.5	5	0.5	5	0.5	4	0.5	4	
		B	A	-40°C to 85°C	0.5	106	0.5	34	0.5	17	0.5	8	0.5	6	0.5	5	0.5	4	0.5	4	
				-40°C to 125°C	0.5	106	0.5	34	0.5	17	0.5	8	0.5	6	0.5	5	0.5	5	0.5	4	
t _{dis}	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	ns
				-40°C to 125°C	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	
		$\overline{OE}$	B	-40°C to 85°C	0.5	108	0.5	81	0.5	66	0.5	24	0.5	17	0.5	15	0.5	11	0.5	11	
				-40°C to 125°C	0.5	108	0.5	81	0.5	67	0.5	25	0.5	18	0.5	16	0.5	12	0.5	11	
t _{en}	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	8	0.5	8	0.5	8	0.5	8	0.5	8	0.5	8	0.5	8	0.5	8	ns
				-40°C to 125°C	0.5	9	0.5	9	0.5	9	0.5	9	0.5	9	0.5	9	0.5	9	0.5	9	
		$\overline{OE}$	B	-40°C to 85°C	0.5	146	0.5	85	0.5	58	0.5	28	0.5	18	0.5	14	0.5	11	0.5	9	
				-40°C to 125°C	0.5	153	0.5	101	0.5	72	0.5	34	0.5	21	0.5	16	0.5	12	0.5	10	

6.14 Operating Characteristics: $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CCA}	V_{CCB}	MIN	TYP	MAX	UNIT
C_{pdA}	Power Dissipation Capacitance per transceiver (A to B: outputs enabled)	CL = 0, RL = Open f = 1 MHz, tr = tf = 1 ns	0.7 V	0.7 V		2.1		pF
			0.8 V	0.8 V		2.0		
			0.9 V	0.9 V		2.0		
			1.2 V	1.2 V		2.0		
			1.5 V	1.5 V		2.1		
			1.8 V	1.8 V		2.1		
			2.5 V	2.5 V		2.5		
			3.3 V	3.3 V		3.1		
	Power Dissipation Capacitance per transceiver (A to B: outputs disabled)	CL = 0, RL = Open f = 1 MHz, tr = tf = 1 ns	0.7 V	0.7 V		1.6		pF
			0.8 V	0.8 V		1.6		
			0.9 V	0.9 V		1.6		
			1.2 V	1.2 V		1.6		
			1.5 V	1.5 V		1.6		
			1.8 V	1.8 V		1.7		
			2.5 V	2.5 V		2.1		
			3.3 V	3.3 V		2.6		
	Power Dissipation Capacitance per transceiver (B to A: outputs enabled)	CL = 0, RL = Open f = 1 MHz, tr = tf = 1 ns	0.7 V	0.7 V		10.5		pF
			0.8 V	0.8 V		10.6		
			0.9 V	0.9 V		10.6		
			1.2 V	1.2 V		10.8		
			1.5 V	1.5 V		11.2		
			1.8 V	1.8 V		12.5		
			2.5 V	2.5 V		16.3		
			3.3 V	3.3 V		20.0		
	Power Dissipation Capacitance per transceiver (B to A: outputs disabled)	CL = 0, RL = Open f = 1 MHz, tr = tf = 1 ns	0.7 V	0.7 V		1.0		pF
			0.8 V	0.8 V		0.9		
			0.9 V	0.9 V		0.9		
			1.2 V	1.2 V		0.9		
			1.5 V	1.5 V		0.9		
			1.8 V	1.8 V		0.9		
			2.5 V	2.5 V		0.9		
			3.3 V	3.3 V		0.9		

Operating Characteristics: $T_A = 25^\circ\text{C}$ (continued)


PARAMETER		TEST CONDITIONS	V_{CCA}	V_{CCB}	MIN	TYP	MAX	UNIT
C_{pdB}	Power Dissipation Capacitance per transceiver (A to B: outputs enabled)	CL = 0, RL = Open f = 1 MHz, tr = tf = 1 ns	0.7 V	0.7 V		10.9		pF
			0.8 V	0.8 V		10.9		
			0.9 V	0.9 V		10.9		
			1.2 V	1.2 V		11.1		
			1.5 V	1.5 V		11.4		
			1.8 V	1.8 V		12.6		
			2.5 V	2.5 V		16.3		
			3.3 V	3.3 V		20.0		
	Power Dissipation Capacitance per transceiver (A to B: outputs disabled)	CL = 0, RL = Open f = 1 MHz, tr = tf = 1 ns	0.7 V	0.7 V		1.3		pF
			0.8 V	0.8 V		1.2		
			0.9 V	0.9 V		1.2		
			1.2 V	1.2 V		1.1		
			1.5 V	1.5 V		1.1		
			1.8 V	1.8 V		1.1		
			2.5 V	2.5 V		1.1		
			3.3 V	3.3 V		1.2		
	Power Dissipation Capacitance per transceiver (B to A: outputs enabled)	CL = 0, RL = Open f = 1 MHz, tr = tf = 1 ns	0.7 V	0.7 V		2.1		pF
			0.8 V	0.8 V		2.1		
			0.9 V	0.9 V		2.0		
			1.2 V	1.2 V		2.0		
			1.5 V	1.5 V		2.1		
			1.8 V	1.8 V		2.2		
			2.5 V	2.5 V		2.5		
			3.3 V	3.3 V		3.1		
	Power Dissipation Capacitance per transceiver (B to A: outputs disabled)	CL = 0, RL = Open f = 1 MHz, tr = tf = 1 ns	0.7 V	0.7 V		1.6		pF
			0.8 V	0.8 V		1.6		
			0.9 V	0.9 V		1.6		
			1.2 V	1.2 V		1.6		
			1.5 V	1.5 V		1.6		
			1.8 V	1.8 V		1.7		
			2.5 V	2.5 V		2.1		
			3.3 V	3.3 V		2.6		

7 Parameter Measurement Information

7.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- $f = 1 \text{ MHz}$
- $Z_O = 50 \Omega$
- $dv/dt \leq 1 \text{ ns/V}$





(1) C_L includes probe and jig capacitance.

Figure 1. Load Circuit

Table 1. Load Circuit Conditions

Parameter	V_{CCO}	R_L	C_L	S_1	V_{TP}
$\Delta t/\Delta v$ Input transition rise or fall rate	0.65 V – 3.6 V	1 M Ω	15 pF	Open	N/A
t_{pd} Propagation (delay) time	1.1 V – 3.6 V	2 k Ω	15 pF	Open	N/A
	0.65 V – 0.95 V	20 k Ω	15 pF	Open	N/A
t_{en}, t_{dis} Enable time, disable time	3 V – 3.6 V	2 k Ω	15 pF	$2 \times V_{CCO}$	0.3 V
	1.65 V – 2.7 V	2 k Ω	15 pF	$2 \times V_{CCO}$	0.15 V
	1.1 V – 1.6 V	2 k Ω	15 pF	$2 \times V_{CCO}$	0.1 V
	0.65 V – 0.95 V	20 k Ω	15 pF	$2 \times V_{CCO}$	0.1 V
t_{en}, t_{dis} Enable time, disable time	3 V – 3.6 V	2 k Ω	15 pF	GND	0.3 V
	1.65 V – 2.7 V	2 k Ω	15 pF	GND	0.15 V
	1.1 V – 1.6 V	2 k Ω	15 pF	GND	0.1 V
	0.65 V – 0.95 V	20 k Ω	15 pF	GND	0.1 V





- (1) Output waveform on the condition that input is driven to a valid Logic Low.
- (2) Output waveform on the condition that input is driven to a valid Logic High.
- (3) V_{CCO} is the supply pin associated with the output port.
- (4) V_{OH} and V_{OL} are typical output voltage levels with specified R_L , C_L , and S_1 .


Figure 4. Enable Time And Disable Time

8 Detailed Description

8.1 Overview

The SN74AXC2T245-Q1 is a 2-bit, dual-supply noninverting bidirectional voltage level translation device. Ax pins and control pins (DIRx and OE) are reference to V_{CCA} logic levels, and Bx pins are referenced to V_{CCB} logic levels. The A port is able to accept I/O voltages ranging from 0.65 V to 3.6 V, while the B port can accept I/O voltages from 0.65 V to 3.6 V. A high on DIR enables data transmission from A to B and a low on DIR enables data transmission from B to A. See [Device Functional Modes](#) for a summary of the operation of the control logic.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the [Electrical Characteristics](#). The worst case resistance is calculated with the maximum input voltage, given in the [Absolute Maximum Ratings](#), and the maximum input leakage current, given in the [Electrical Characteristics](#), using Ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in [Recommended Operating Conditions](#) to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

8.3.2 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. The electrical and thermal limits defined in the [Absolute Maximum Ratings](#) must be followed at all times.

8.3.3 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the [Electrical Characteristics](#).

8.3.4 V_{CC} Isolation

The inputs and outputs for this device enter a high-impedance state when either supply is $<100\text{mV}$.

8.3.5 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the [Recommended Operating Conditions](#).

Feature Description (continued)

8.3.6 Glitch-free Power Supply Sequencing

Either supply rail may be powered on or off in any order without producing a glitch on the I/Os (that is, where the output erroneously transitions to VCC when it should be held low). Glitches of this nature can be misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a false device configuration of the peripheral, or even a false data initialization by the peripheral. For more information regarding the power up glitch performance of the AXC family of level translators, see the [Glitch Free Power Sequencing With AXC Level Translators](#) application report

8.3.7 Negative Clamping Diodes

The inputs and outputs to this device have negative clamping diodes as depicted in [Figure 5](#).





Figure 5. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.8 Fully Configurable Dual-Rail Design

Both the V_{CCA} and V_{CCB} pins can be supplied at any voltage from 0.65 V to 3.6 V, making the device suitable for translating between any of the voltage nodes (0.7 V, 0.8 V, 0.9 V, 1.2 V, 1.8 V, 2.5 V and 3.3 V).

8.3.9 Supports High-Speed Translation

The SN74AXC2T245-Q1 device can support high data-rate applications. The translated signal data rate can be up to 380 Mbps when the signal is translated from 1.8 V to 3.3 V.

8.4 Device Functional Modes

**Table 2. Function Table
(Each Transceiver)⁽¹⁾⁽²⁾**

CONTROL INPUTS		Port Status		OPERATION
$\overline{\text{OE}}$	DIRx	A PORT	B PORT	
L	L	Output (Enabled)	Input (Hi-Z)	B data to A bus
L	H	Input (Hi-Z)	Output (Enabled)	A data to B bus
H	X	Input (Hi-Z)	Input (Hi-Z)	Isolation

(1) Input circuits of the data I/Os are always active.

(2) Pins configured as inputs should not be left floating.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AXC2T245-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74AXC2T245-Q1 device is ideal for use in applications where a push-pull driver is connected to the data I/Os. The max data rate can be up to 380 Mbps when device translates a signal from 1.8 V to 3.3 V.

One example application is shown in Figure 6, where the SN74AXC2T245-Q1 device is used to translate low voltage UART signals from a CPU to a higher voltage signal to properly drive the inputs of a bluetooth module.

9.2 Typical Application




Figure 6. 2-Pin UART Application

Typical Application (continued)

9.2.1 Design Requirements

For this design example, use the parameters listed in [Table 3](#).

Table 3. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	0.65 V to 3.6 V
Output voltage range	0.65 V to 3.6 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74AXC2T245-Q1 device to determine the input voltage range. For a valid logic high, the value must exceed the high-level input voltage (V_{IH}) of the input port. For a valid logic low the value must be less than the low-level input voltage (V_{IL}) of the input port.
- Output voltage range
 - Use the supply voltage of the device being driven by the SN74AXC2T245-Q1 determine the output voltage range of the SN74AXC2T245-Q1.

9.2.3 Application Curve




Figure 7. Up Translation at 2.5 MHz (0.7 V to 3.3 V)

10 Power Supply Recommendations

Always apply a ground reference to the GND pins first. This device is designed for glitch-free power sequencing without any supply sequencing requirements such as ramp order or ramp rate.

This device is designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices. For more information regarding the power-up glitch performance of the AXC family of level translators, see the [Glitch Free Power Sequencing With AXC Level Translators](#) application report


11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended:

- Use bypass capacitors on the power supply pins and place them as close to the device as possible. A 0.1 μF capacitor is recommended, but transient performance can be improved by having both 1 μF and 0.1 μF capacitors in parallel as bypass capacitors.
- Use short trace lengths to avoid excessive loading.

11.2 Layout Example



12 Device and Documentation Support

12.1 Related Documentation

For related documentation see the following:

Texas Instruments, [Implications of Slow or Floating CMOS Inputs](#) application report

Texas Instruments, [Power Sequencing for AXC Family of Devices](#) application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CAXC2T245QRSWRQ1	Active	Production	UQFN (RSW) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HM
CAXC2T245QRSWRQ1.A	Active	Production	UQFN (RSW) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HM

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AXC2T245-Q1 :

- Catalog : [SN74AXC2T245](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAXC2T245QRSWRQ1	UQFN	RSW	10	3000	180.0	9.5	1.6	2.0	0.8	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAXC2T245QRSWRQ1	UQFN	RSW	10	3000	189.0	185.0	36.0




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.

EXAMPLE BOARD LAYOUT


RSW0010A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X



4224897/A 03/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSW0010A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 30X

4224897/A 03/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated