

SN74AVC2T45-Q1 Automotive Dual-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-state Outputs

1 Features

- Qualified for automotive applications
- Control inputs V_{IH}/V_{II} levels are referenced to V_{CCA} voltage
- Fully configurable dual-rail design allows each port to operate over the full 1.2V to 3.6V power-supply
- Operating temperature from -40°C to 105°C
- I/Os are 4.6V tolerant
- I_{off} supports partial-power-down mode operation
- Maximum data rates
 - 500Mbps (1.8V to 3.3V translation)
 - 320Mbps (< 1.8V to 3.3V translation)
 - 320Mbps (translate to 2.5V or 1.8V)
 - 280Mbps (translate to 1.5V)
 - 240Mbps (translate to 1.2V)
- Latch-up performance exceeds 100mA per JESD 78. Class II
- ESD protection exceeds JESD 22
 - 8000V human-body model (A114-A)
 - 200V machine model (A115-A)
 - 1000V charged-device model (C101)

2 Applications

- **Smartphones**
- Servers
- Desktop PCs and notebooks
- Other portable devices

3 Description

This dual-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC2T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CC7}.

The SN74AVC2T45 is designed so that the DIR input is powered by V_{CCA}.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when powered down.


The V_{CC} isolation feature makes sure that if either V_{CC} input is at GND, both ports are in the highimpedance state.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
SN74AVC2T45DCU	DCU (VSSOP, 8)	2mm × 3.1mm
SN74AVC2T45DTT	DTT (SON, 8)	1.95mm × 1.00mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.





Logic Diagram (Positive Logic)



Table of Contents

1 Features1	7.1 Overview15
2 Applications 1	7.2 Functional Block Diagram15
3 Description	7.3 Feature Description16
4 Pin Configuration and Functions4	7.4 Device Functional Modes16
5 Specifications5	8 Application and Implementation17
5.1 Absolute Maximum Ratings5	8.1 Application Information17
5.2 ESD Ratings5	8.2 Typical Applications17
5.3 Recommended Operating Conditions6	8.3 Power Supply Recommendations19
5.4 Thermal Information7	8.4 Layout20
5.5 Electrical Characteristics8	9 Device and Documentation Support21
5.6 Switching Characteristics: VCCA = 1.2V9	9.1 Receiving Notification of Documentation Updates21
5.7 Switching Characteristics: V _{CCA} = 1.5V9	9.2 Support Resources21
5.8 Switching Characteristics: V _{CCA} = 1.8V10	9.3 Trademarks21
5.9 Switching Characteristics: V _{CCA} = 2.5V10	9.4 Electrostatic Discharge Caution21
5.10 Switching Characteristics: V _{CCA} = 3.3V	9.5 Glossary21
5.11 Operating Characteristics11	10 Revision History21
5.12 Typical Characteristics12	11 Mechanical, Packaging, and Orderable
6 Parameter Measurement Information14	Information22
7 Detailed Description15	



4 Pin Configuration and Functions




Figure 4-1. DCU (8-Pin VSSOP) and DTT (8-Pin SON) Package (Top View)

	PIN	TYPE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
VCCA	1	_	Supply Voltage A
VCCB	8	_	Supply Voltage B
GND	4	_	Ground
A1	2	I/O	Output or input depending on state of DIR. Output level depends on V _{CCA} .
A2	3	I/O	Output or input depending on state of DIR. Output level depends on V _{CCA} .
B1	7	I/O	Output or input depending on state of DIR. Output level depends on V _{CCB} .
B2	6	I/O	Output or input depending on state of DIR. Output level depends on V _{CCB} .
DIR	5	I	Direction Pin, Connect to GND or to VCCA

(1) I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CCA} V _{CCB}	Supply voltage range		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
V_{I}	Input voltage range ⁽²⁾	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
.,	Voltage range applied to any output in the high-impedance or power-	A port	-0.5	4.6	V
Vo	off state ⁽²⁾	B port	-0.5	4.6	V
\/	Voltage range applied to any output in the high or law state (2) (3)	A port	-0.5	V _{CCA} + 0.5	V
Vo	Voltage range applied to any output in the high or low state ⁽²⁾ ⁽³⁾	B port	-0.5 V _{CCB} + 0.5		V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	'		±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾	DCU package		227	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.6V maximum if the output current ratings are observed.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V
		Machine Model (MM), Per JEDEC specification JESD22-A115-A	±200	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

See (1) (2) (3) (4) (5)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Supply voltage				1.2	3.6	V
V _{CCB}	Supply voltage				1.2	3.6	V
			1.2V to 1.95V		V _{CCI} × 0.65		
V _{IH}	High-level input voltage	Data inputs (4)	1.95V to 2.7V		1.6		V
	mpat voltage		2.7V to 3.6V		2		
			1.2V to 1.95V			V _{CCI} × 0.35	
V _{IL}	Low-level input voltage	Data inputs (4)	1.95V to 2.7V			0.7	V
	mpat voltago		2.7V to 3.6V			0.8	
			1.2V to 1.95V		V _{CCA} × 0.65		
V _{IH}	High-level input voltage	DIR (referenced to V _{CCA}) ⁽⁵⁾	1.95V to 2.7V		1.6		V
	mpat voltage	(Totoronood to VCCA)	2.7V to 3.6V		2		
			1.2V to 1.95V			V _{CCA} × 0.35	
V _{IL}	Low-level input voltage	DIR (referenced to V _{CCA}) ⁽⁵⁾	1.95V to 2.7V			0.7	V
	mpat voltage	(Totoronood to VCCA)	2.7V to 3.6V			0.8	
VI	Input voltage	•			0	3.6	V
Vo	Output voltage	Active state			0	V _{cco}	V
V _O	Output voitage	3-state			0	3.6	V
				1.2V		-3	
				1.4V to 1.6V		-6	
I _{OH}	High-level output of	current		1.65V to 1.95V		-8	mA
				2.3V to 2.7V		-9	
				3V to 3.6V		-12	
				1.2V		3	
				1.4V to 1.6V		6	
I _{OL}	Low-level output c	urrent		1.65V to 1.95V		8	mA
				2.3V to 2.7V		9	
				3V to 3.6V		12	
Δt/Δν	Input transition rise	e or fall rate				5	ns/V
T _A	Operating free-air	temperature			-40	105	°C

⁽¹⁾

 V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. (2)

⁽³⁾ All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs

 ⁽⁴⁾ For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7V, V_{IL} max = V_{CCI} × 0.3V.
 (5) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7V, V_{IL} max = V_{CCA} × 0.3V.



5.4 Thermal Information

		SN74AV0	SN74AVC2T45-Q1				
	THERMAL METRIC ⁽¹⁾	DCU (VSSOP)	DTT (QFN)	UNIT			
		8 PINS	8 PINS				
R _{0JA}	Junction-to-ambient thermal resistance	246.9	216.6	°C/W			
R _{0JC(top)}	Junction-to-case (top) thermal resistance	95.2	149.5	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	158.4	114.6	°C/W			
ΨЈТ	Junction-to-top characterization parameter	34.1	21.1	°C/W			
ΨЈВ	Junction-to-board characterization parameter	157.5	114.3	°C/W			

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application



5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)(1) (2)

DADA	METER	TEST COND	ITIONS	V _{CCA}	V	1	T _A = 25°C		-40°C to 10	5°C	LINUT
PARA	AMETER	TEST COND	IIIONS	VCCA	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
		I _{OH} = -100μA		1.2V to 3.6V	1.2V to 3.6V				V _{CCO} - 0.2V		
		I _{OH} = -3mA		1.2V	1.2V		0.95				
\/		I _{OH} = -6mA	V _I = V _{IH}	1.4V	1.4V				1.05		V
V _{OH}		I _{OH} = -8mA	VI - VIH	1.65V	1.65V				1.2		V
		I _{OH} = -9mA		2.3V	2.3V				1.75		
		I _{OH} = -12mA		3V	3V				2.3		
		I _{OL} = 100μA		1.2V to 3.6V	1.2V to 3.6V					0.2	
		I _{OL} = 3mA		1.2V	1.2V		0.25				
\/		I _{OL} = 6mA	$V_{I} = V_{IL}$	1.4V	1.4V					0.35	V
V_{OL}		I _{OL} = 8mA	VI - VIL	1.65V	1.65V					0.45	V
		I _{OL} = 9mA	1	2.3V	2.3V					0.55	
		I _{OL} = 12mA		3V	3V					0.7	
II	DIR	V _I = V _{CCA} or GN	ID	1.2V to 3.6V	1.2V to 3.6V		±0.025	±0.25		±1	μA
1	A port	V_1 or $V_0 = 0$ to 3	2.6\/	0V	0 to 3.6V		±0.1	±1		±5	
l _{off}	B port	V 0 V 0 - 0 to 3	0.0 V	0 to 3.6V	0V		±0.1	±1		±5	μA
1	B port	V _O = V _{CCO} or G	ND,	0V	3.6V		±0.5	±2.5		±5	μA
l _{OZ}	A port	$V_I = V_{CCI}$ or GN	D	3.6V	0V		±0.5	±2.5		±5	μΑ
				1.2V to 3.6V	1.2V to 3.6V					10	
I_{CCA}		V _I = V _{CCI} or GN	D, $I_0 = 0$	0V	3.6V					-2	μΑ
				3.6V	0V					10	
				1.2V to 3.6V	1.2V to 3.6V					10	
I_{CCB}		V _I = V _{CCI} or GN	D, $I_0 = 0$	0V	3.6V					10	μΑ
				3.6V	0V					-2	
I _{CCA} + (see T 8-3)		V _I = V _{CCI} or GN	D, I _O = 0	1.2V to 3.6V	1.2V to 3.6V					20	μА
Cı	Control inputs	V _I = 3.3V or GN	D	3.3V	3.3V		2.5				pF
C _{io}	A or B port	V _O = 3.3V or GN	ND	3.3V	3.3V		6				pF

 $[\]begin{array}{ll} \text{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \text{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \end{array}$



5.6 Switching Characteristics: VCCA = 1.2V

over recommended operating free-air temperature range, $V_{CCA} = 1.2V$ (see Figure 6-1)

DADAMETED	FROM	то	V _{CCB} = 1.2V	V _{CCB} = 1.5V	V _{CCB} = 1.8V	V _{CCB} = 2.5V	V _{CCB} = 3.3V	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	TYP	ONIT	
t _{PLH}	А	В	3.1	2.6	2.4	2.2	2.2	ns	
t _{PHL}	^	В	3.1	2.6	2.4	2.2	2.2	115	
t _{PLH}	В	Α	3.4	3.1	3	2.9	2.9	ns	
t _{PHL}	Ь	_ ^	3.4	3.1	3	2.9	2.9	115	
t _{PHZ}	DIR	Α	5.2	5.2	5.1	5	4.8	ns	
t _{PLZ}	DIIX	A	5.2	5.2	5.1	5	4.8	113	
t _{PHZ}	DIR	В	5	4	3.8	2.8	3.2	ns	
t _{PLZ}	DIIX	В	5	4	3.8	2.8	3.2	115	
t _{PZH} (1)	DIR	Λ.	8.4	7.1	6.8	5.7	6.1	ns	
t _{PZL} (1)	DIIX	A	8.4	7.1	6.8	5.7	6.1	115	
t _{PZH} ⁽¹⁾	DIR	В	8.3	7.8	7.5	7.2	7	ns	
t _{PZL} (1)	אוט	٥	8.3	7.8	7.5	7.2	7	115	

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the Section 8.2.2.2.1 section.

5.7 Switching Characteristics: $V_{CCA} = 1.5V$

over recommended operating free-air temperature range, V_{CCA} = 1.5V \pm 0.1V (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2V	V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		UNIT			
	(INFOI)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
t _{PLH}	А	В	2.8	0.7	5.6	0.5	4.8	0.4	3.9	0.3	3.7	ns			
t _{PHL}	A	Б	2.8	0.7	5.6	0.5	4.8	0.4	3.9	0.3	3.7	115			
t _{PLH}	В	А	2.7	0.8	5.6	0.7	5.4	0.6	5.1	0.5	4.9	ns			
t _{PHL}	Ь	A	2.7	0.8	5.6	0.7	5.4	0.6	5.1	0.5	4.9	115			
t _{PHZ}	DIB	DIP	DIR	Α	3.9	1.3	8.7	1.3	8	1.1	7.9	1.4	7.8	ns	
t _{PLZ}	DIIX	A	3.9	1.3	8.7	1.3	8	1.1	7.9	1.4	7.8				
t _{PHZ}	DIR	В	4.7	1.1	7.2	1.4	7.1	1.2	7.1	1.7	7.3	ns			
t _{PLZ}	DIIX	ь	4.7	1.1	7.2	1.4	7.1	1.2	7.1	1.7	7.3	115			
t _{PZH} (1)	DID	Α	7.4		12.6		12.3		12		12	ns			
t _{PZL} ⁽¹⁾	DIR	A	7.4		12.6		12.3		12		12	115			
t _{PZH} (1)	DIP	DIB	DIB	DIR	DIR B	6.7		14.1		12.6		11.6		11.3	no
t _{PZL} (1)	אוט	D	6.7		14.1		12.6		11.6		11.3	ns			

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the Section 8.2.2.2.1 section.



5.8 Switching Characteristics: V_{CCA} = 1.8V

over recommended operating free-air temperature range, V_{CCA} = 1.8V \pm 0.15V (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2V	V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		UNIT				
	(IIVFOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX					
t _{PLH}	А	В	2.7	0.5	5.4	0.4	4.5	0.2	3.6	0.2	3.3	ns				
t _{PHL}	_ A	ь	2.7	0.5	5.4	0.4	4.5	0.2	3.6	0.2	3.3	115				
t _{PLH}	В	Α	2.4	0.7	4.9	0.5	4.6	0.5	4.2	0.4	4	ns				
t _{PHL}	В	Α	2.4	0.7	4.9	0.5	4.6	0.5	4.2	0.4	4	115				
t _{PHZ}	DIR	Α	3.7	1.3	8.3	0.7	7.1	1.4	5.5	1.1	5.4	ns				
t _{PLZ}	DIK	A	3.7	1.3	8.3	0.7	7.1	1.4	5.5	1.1	5.4	113				
t _{PHZ}	DIR	В	4.4	1.3	6	1.3	6.1	8.0	5.9	1.5	6.1	ns				
t _{PLZ}	DIK	ь	4.4	1.3	6	1.3	6.1	8.0	5.9	1.5	6.1	115				
t _{PZH} ⁽¹⁾	DIR	DID	DID	DID	DID	Α	6.8		10.7		10.5		9.9		9.9	ns
t _{PZL} (1)		Α	6.8		10.7		10.5		9.9		9.9	115				
t _{PZH} ⁽¹⁾	DIR	DIB	DIR B	6.4		13.5		11.4		8.9		8.5	no			
t _{PZL} ⁽¹⁾	אוט	В	6.4		13.5		11.4		8.9		8.5	ns				

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the Section 8.2.2.2.1 section.

5.9 Switching Characteristics: $V_{CCA} = 2.5V$

over recommended operating free-air temperature range, V_{CCA} = 2.5V \pm 0.2V (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2V	V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		UNIT														
	(INPUT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX															
t _{PLH}	А	В	2.6	0.4	5.1	0.2	4.2	0.2	3.2	0.2	2.8	ns														
t _{PHL}	^	В	2.6	0.4	5.1	0.2	4.2	0.2	3.2	0.2	2.8	113														
t _{PLH}	В	Α	2.1	0.6	4	0.5	3.6	0.4	3.2	0.3	3	ns														
t _{PHL}	В	A	2.1	0.6	4	0.5	3.6	0.4	3.2	0.3	3	115														
t _{PHZ}	DID	DID	DIR	Α	2.4	0.7	8.1	0.8	6.6	0.8	5.2	0.5	4.5	ns												
t _{PLZ}	אוט	A	2.4	0.7	8.1	0.8	6.6	0.8	5.2	0.5	4.5	115														
t _{PHZ}	DIR	В	3.8	1	4.5	0.6	4.5	0.5	4.4	1.1	4.3	ns														
t _{PLZ}	DIIX	ь	3.8	1	4.5	0.6	4.5	0.5	4.4	1.1	4.3	115														
t _{PZH} (1)	DIR DIR	DID	DID	DID	DID	DIB	DID	NIP	DIR	DID	DID	DID	DID	DIB	DIB	Α	5.9		8.7		7.9		7.4		7.1	20
t _{PZL} ⁽¹⁾		A	5.9		8.7		7.9		7.4		7.1	ns														
t _{PZH} ⁽¹⁾		DID	DIB	NIB	DIR	DIR	DIR B	D	5		13		10.6		8.2		7.1	20								
t _{PZL} (1)	אוט	D	5		13		10.6		8.2		7.1	ns														

(1) The enable time is a calculated value, derived using the formula shown in the Section 8.2.2.2.1 section.

Product Folder Links: SN74AVC2T45-Q1

5.10 Switching Characteristics: $V_{CCA} = 3.3V$

over recommended operating free-air temperature range, V_{CCA} = 3.3V ± 0.3V (see Figure 6-1)

PARAMETER	ARAMETER FROM TO (INPUT) (OUTPUT)		V _{CCB} = 1.2V		V _{CCB} = 1.5V ± 0.1V		V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V				
	(INFOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
t _{PLH}	А	В	2.5	0.3	4.9	0.2	4	0.2	3	0.2	2.6	ns			
t _{PHL}	A	Б	2.5	0.3	4.9	0.2	4	0.2	3	0.2	2.6	115			
t _{PLH}	В	А	2.1	0.6	3.8	0.4	3.3	0.3	2.8	0.3	2.6	ns			
t _{PHL}	В	Б	A	2.1	0.6	3.8	0.4	3.3	0.3	2.8	0.3	2.6	115		
t _{PHZ}	DIR	DIB	А	2.9	1.1	8.2	1	6.7	1.3	4.9	1.2	4.2	200		
t _{PLZ}		A	2.9	1.1	8.2	1	6.7	1.3	4.9	1.2	4.2	ns			
t _{PHZ}	DIR	В	3.4	0.5	6.8	0.3	5.8	0.3	4.8	1.1	4.4	ns			
t _{PLZ}	אוט	Б	3.4	0.5	6.8	0.3	5.8	0.3	4.8	1.1	4.4	115			
t _{PZH} (1)	DIR	۸	5.5		10.4		8.9		7.4		6.8	no			
t _{PZL} ⁽¹⁾		A	5.5		10.4		8.9	-	7.4		6.8	ns			
t _{PZH} ⁽¹⁾	DID			5.4		12.9		10.5		7.7		6.6	200		
t _{PZL} ⁽¹⁾	DIR	DIR	DIR	DIR	В	5.4		12.9		10.5		7.7		6.6	ns

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the Section 8.2.2.2.1 section.

5.11 Operating Characteristics


 $T_A = 25^{\circ}C$

P.	PARAMETER TEST CONDITIONS		V _{CCA} = V _{CCB} = 1.2V	V _{CCA} = V _{CCB} = 1.5V	V _{CCA} = V _{CCB} = 1.8V	V _{CCA} = V _{CCB} = 2.5V	V _{CCA} = V _{CCB} = 3.3V	UNIT
		CONDINIONS	TYP	TYP	TYP	TYP	TYP	
C (1)	A-port input, B-port output	$C_L = 0,$ f = 10MHz, $t_r = t_f = 1ns$	3	3	3	3	4	- pF
C _{pdA} (1)	B-port input, A-port output		12	13	13	14	15	
C (1)	A-port input, B-port output	C _L = 0, f = 10MHz,	12	13	13	14	15	pF
C _{pdB} (1)	B-port input, A-port output	$t_r = t_f = 1$ ns	3	3	3	3	4	рг

⁽¹⁾ Power-dissipation capacitance per transceiver



5.12 Typical Characteristics







Figure 5-1. TYPICAL PROPAGATION DELAY (A to B) vs LOAD

Figure 5-2. TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_A = 25^{\circ}C, V_{CCA} = 1.2V$







Figure 5-3. TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_A = 25^{\circ}C, V_{CCA} = 1.5V$

CAPACITANCE,










Figure 5-6. TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_A = 25^{\circ}C, V_{CCA} = 1.8V$

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



5.12 Typical Characteristics (continued)




Figure 5-7. TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_A = 25^{\circ}C, \, V_{CCA} = 2.5V$




Figure 5-8. TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE,

 $T_A = 25^{\circ}C, V_{CCA} = 2.5V$




Figure 5-9. TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_{A}=25^{\circ}C,\,V_{CCA}=3.3V$





Figure 5-10. TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE,

 $T_A = 25$ °C, $V_{CCA} = 3.3V$



VCCA


6 Parameter Measurement Information




TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2×V _{CCO}
t _{PHZ} /t _{PZH}	GND


LOAD CIRCUIT

V _{CCO}	CL	R _L	V _{TP}
1.2 V	15 pF	2 k Ω	0.1 V
1.5 V ± 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V ± 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	15 pF	2 k Ω	0.3 V





ENABLE AND DISABLE TIMES



PROPAGATION DELAY TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

Output

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \geq 1 V/ns$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.

Figure 6-1. Load Circuit and Voltage Waveforms



7 Detailed Description

7.1 Overview

This dual-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} and accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track V_{CCB} and accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation and level-shifting between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The device is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess internal leakage of the CMOS.


The device is designed so that the DIR input is powered by supply voltage from VCCA.

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when powered down.

The V_{CC} isolation feature makes sure that if either VCC input is at GND, both ports are put in a high-impedance state. This action prevents a false high or low logic being presented at the output.

NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

7.2 Functional Block Diagram



Pin numbers are for the DCT and DCU packages only.



7.3 Feature Description

7.3.1 VCC Isolation

The V_{CC} isolation feature make sure that if either V_{CCA} or V_{CCB} are at GND, both ports are in a high-impedance state (I_{OZ} shown in Section 5.5). This action prevents false logic levels from being presented to either bus.

7.3.2 2-Rail Design

Fully configurable 2-rail design allows each port to operate over the full 1.2V to 3.6V power-supply range.

7.3.3 IO Ports are 4.6V Tolerant

The IO ports are up to 4.6V tolerant.

7.3.4 Partial-Power-Down Mode

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when the device is powered down.

7.4 Device Functional Modes

Table 7-1 shows the functional modes of the SN74AVC2T45-Q1.

Table 7-1. Function Table (Each Transceiver)

INPUT DIR	OPERATION
L	B data to A bus
Н	A data to B bus

Product Folder Links: SN74AVC2T45-Q1

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AVC2T45 is used to shift IO voltage levels from one voltage domain to another. Bus A and bus B have independent power supplies, and a direction pin is used to control the direction of data flow. Unused data ports must not be floating; tie the unused port input and output to ground directly.

8.2 Typical Applications

8.2.1 Unidirectional Logic Level-Shifting Application

Figure 8-1 is an example circuit of the SN74AVC2T45 used in a unidirectional logic level-shifting application.




Figure 8-1. Unidirectional Logic Level-Shifting Application

8.2.1.1 Design Requirements

Table 8-1 lists the pins and pin descriptions of the SN74AVC2T45 connections with SYSTEM-1 and SYSTEM-2. Table 8-1. SN74AVC2T45 Pin Connections With SYSTEM-1 and SYSTEM-2

PIN	NAME	DESCRIPTION				
1	VCCA	SYSTEM-1 supply voltage (1.2V to 3.6V)				
2	A1	Output level depends on V _{CCA} .				
3	A2	Output level depends on V _{CCA} .				
4	GND	Device GND				
5	DIR	The GND (low-level) determines B-port to A-port direction.				
6	B2	Input threshold value depends on V _{CCB} .				
7	B1	Input threshold value depends on V _{CCB} .				
8	VCCB	SYSTEM-2 supply voltage (1.2V to 3.6V)				



8.2.1.2 Detailed Design Procedure

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Make sure to tie any unused input and output ports directly to ground.

8.2.1.3 Application Curve




Figure 8-2. 3.3V to 1.8V Level-Shifting With 1MHz Square Wave

8.2.2 Bidirectional Logic Level-Shifting Application

Figure 8-3 shows the SN74AVC2T45 used in a bidirectional logic level-shifting application.




Figure 8-3. Bidirectional Logic Level-Shifting Application

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

8.2.2.1 Design Requirements

The SN74AVC2T45 does not have an output-enable (OE) pin, the system designer must take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.

8.2.2.2 Detailed Design Procedure

Table 8-2 shows a sequence that illustrates data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

ıaı	DIE 8-2. Dat	a Transmission Sequence
	10.0	DEC

STATE	DIR CTRL	IO-1	IO-2	DESCRIPTION
1	Н	Output	Input	SYSTEM-1 data to SYSTEM-2
2	Н	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. IO-1 and IO-2 are disabled. The bus-line state depends on pullup or pulldown. ⁽¹⁾
3	L	Hi-Z	Hi-Z	DIR bit is flipped. IO-1 and IO-2 still are disabled. The bus-line state depends on pullup or pulldown. ⁽¹⁾
4	L	Input	Output	SYSTEM-2 data to SYSTEM-1

⁽¹⁾ SYSTEM-1 and SYSTEM-2 must use the same conditions, that is, both pullup or both pulldown.

8.2.2.2.1 Enable Times

Calculate the enable times for the SN74AVC2T45 using the following formulas:

- t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)
- t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)
- t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)
- t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC2T45 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting the device with an input. After the B port has been disabled, an input signal applied to the port appears on the corresponding A port after the specified propagation delay.

8.3 Power Supply Recommendations

Follow a proper power-up sequence always to avoid excessive supply current, bus contention, oscillations, or other anomalies. To guard against such power-up problems, take the following precautions:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up V_{CCA}.
- 3. V_{CCB} can be ramped up along with or after V_{CCA} .

Table 8-3. Typical Total Static Power Consumption (I_{CCA} + I_{CCB})

V	V _{CCA}							
V _{CCB}	0V	1.2V	1.5V	1.8V	2.5V	3.3V	UNIT	
0V	0	< 0.5	< 0.5	< 0.5	< 0.5	< 0.5		
1.2V	< 0.5	< 1	< 1	< 1	< 1	1		
1.5V	< 0.5	< 1	< 1	< 1	< 1	1		
1.8V	< 0.5	< 1	< 1	< 1	<1	< 1	μA	
2.5V	< 0.5	1	< 1	< 1	<1	< 1		
3.3V	< 0.5	1	< 1	< 1	<1	< 1		

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




8.4 Layout

8.4.1 Layout Guidelines

To verify the reliability of the device, follow common printed-circuit board layout guidelines.

- Bypass capacitors can be used on power supplies. Place the capacitors as close as possible to the VCCA, VCCB pin and GND pin.
- Short trace lengths can be used to avoid excessive loading.

8.4.2 Layout Example






Figure 8-4. SN74AVC2T45-Q1 (DCU) Layout Example

Product Folder Links: SN74AVC2T45-Q1

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

(Changes from Revision * (June 2010) to Revision A (February 2025)	Page
•	• Updated the numbering format for tables, figures, and cross-references throughout the document	1
	Updated the document to current TI format	1
	Added the DTT package option to the data sheet	
•	Updated DCU thermal information	7



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(0)
CAVC2T45QDTTRQ1	Active	Production	X1SON (DTT) 8	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1TK
CAVC2T45TDCURQ1	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SBUI
CAVC2T45TDCURQ1.A	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SBUI
CAVC2T45TDCURQ1.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SBUI

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AVC2T45-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Catalog: SN74AVC2T45

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAVC2T45QDTTRQ1	X1SON	DTT	8	5000	180.0	8.4	1.15	2.1	0.48	4.0	8.0	Q1
CAVC2T45TDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

www.ti.com 13-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAVC2T45QDTTRQ1	X1SON	DTT	8	5000	210.0	185.0	35.0
CAVC2T45TDCURQ1	VSSOP	DCU	8	3000	202.0	201.0	28.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated