- Member of the Texas Instruments *Widebus™* Family
- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class I
- Packaged in Thin Shrink Small-Outline Package

#### description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC<sup>TM</sup>) Circuitry Technology and Applications*, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This 22-bit flip-flop is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The 22 flip-flops of the SN74AVC16722 are edge-triggered D-type flip-flops with clock-enable (CLKEN) input. On the positive transition of the clock (CLK) input, the device stores data into the flip-flops if CLKEN is low. If CLKEN is high, no data is stored.

A buffered output-enable  $(\overline{OE})$  input places the 22 outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.  $\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

#### SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166H – DECEMBER 1998 – REVISED JUNE 2000

#### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16722 is characterized for operation from -40°C to 85°C.

#### terminal assignments


D		PAC P VI			E
OE [	1	U	64	h	CLK
Q1 [	2		63	К	D1
Q2[	3		62	К	D2
GND [	4		61	Б	GND
Q3 [	5		60		D3
Q4 [	6		59	_	D4
Vcc	7		58	Б	V <sub>CC</sub>
Q5 [	8		57	Б	D5
Q6 [	9		56	þ	D6
Q7 [	10		55	þ	D7
GND [	11		54	þ	GND
Q8 [	12		53	þ	D8
Q9 [	13		52	þ	D9
Q10 [	14		51	þ	D10
Q11 [	15		50	þ	D11
Q12 [	16		49	þ	D12
Q13 [	17		48	þ	D13
GND [	18		47	þ	GND
Q14 [	19		46	þ	D14
Q15 [	20		45	ρ	D15
Q16 [	21		44	ρ	D16
Vcc	22		43	ρ	V <sub>CC</sub>
Q17 [	23		42	μ	D17
Q18 [	24		41	μ	D18
GND [	25		40	D	GND
Q19	26		39	P	D19
Q20 [	27		38	P	D20
Vcc	28		37	P	V <sub>CC</sub>
Q21	29		36	P	D21
Q22	30		35	P	D22
GND	31		34	F	GND
NC	32		33	μ	CLKEN

NC - No internal connection



	FUNCTION TABLE (each flip-flop)												
	INPU	OUTPUT											
OE	CLKEN	Q											
L	Н	Х	Х	Q <sub>0</sub>									
L	L	$\uparrow$	Н	н									
L	L	$\uparrow$	L	L									
L	L	L or H	Х	Q <sub>0</sub>									
н	Х	Х	Х	Q <sub>0</sub> Z									

#### logic diagram (positive logic)



To 21 Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, $V_{O}$	
(see Notes 1 and 2)	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub>	
Continuous current through each V <sub>CC</sub> or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 3)	
Storage temperature range, T <sub>stg</sub>	

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



## SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

SCES166H - DECEMBER 1998 - REVISED JUNE 2000

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
\/	Supply welfage	Operating	1.4	3.6	V
VCC	Supply voltage	Data retention only	1.2		v
		V <sub>CC</sub> = 1.2 V	V <sub>CC</sub>		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		
VIH	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		
		V <sub>CC</sub> = 1.2 V		GND	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	3.6	V
Va	Output veltogo	Active state	0	VCC	v
VO	Output voltage	3-state	0	3.6	v
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2	
	Chatic high layed autout auroant	V <sub>CC</sub> = 1.65 V to 1.95 V		-4	4
IOHS	Static high-level output current <sup>†</sup>	$V_{CC}$ = 2.3 V to 2.7 V		-8	mA
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	
		V <sub>CC</sub> = 1.4 V to 1.6 V		2	
	Static low level output ourrest <sup>†</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	
IOLS	Static low-level output current <sup>†</sup>	$V_{CC}$ = 2.3 V to 2.7 V		8	mA
		$V_{CC} = 3 V \text{ to } 3.6 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/\
TA	Operating free-air temperature		-40	85	°C

<sup>†</sup> Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



#### SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166H - DECEMBER 1998 - REVISED JUNE 2000

	PARAMETER	TEST CONDI	TIONS	Vcc	MIN	TYP†	MAX	UNIT
		I <sub>OHS</sub> = -100 μA		1.4 V to 3.6 V	V <sub>CC</sub> -0.2			
		$I_{OHS} = -2 \text{ mA}, \qquad V_I$	H = 0.91 V	1.4 V	1.05			
VOH		$I_{OHS} = -4 \text{ mA}, \qquad V_I$	H = 1.07 V	1.65 V	1.2			V
		$I_{OHS} = -8 \text{ mA}, V_I$	H = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA}, \text{VI}$	H = 2 V	3 V	2.3			
		I <sub>OLS</sub> = 100 μA		1.4 V to 3.6 V			0.2	
		I <sub>OLS</sub> = 2 mA, V <sub>I</sub>	L = 0.49 V	1.4 V			0.4	
VOL		$I_{OLS} = 4 \text{ mA}, \qquad V_I$	L = 0.57 V	1.65 V			0.45	V
		I <sub>OLS</sub> = 8 mA, V <sub>I</sub>	L = 0.7 V	2.3 V			0.55	
		$I_{OLS} = 12 \text{ mA}, \text{V}_{I}$	L = 0.8 V	3 V			0.7	
Ц		$V_{I} = V_{CC}$ or GND		3.6 V			±2.5	μΑ
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μΑ
IOZ		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA
ICC		$V_I = V_{CC} \text{ or GND}, I_O$	) = 0	3.6 V			40	μA
	Control innuto			2.5 V		4		
0	Control inputs			3.3 V		4		~ <b>F</b>
Ci	Data inputa	$V_{I} = V_{CC}$ or GND		2.5 V		2		pF
	Data inputs			3.3 V		2		
<u> </u>	Outpute			2.5 V		6.5		~ [
Co	Outputs	$V_{O} = V_{CC} \text{ or GND}$		3.3 V		6		pF

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> Typical values are measured at  $T_A = 25^{\circ}C$ .

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V <sub>CC</sub> = 1.2 V		×CC = ± 0.	V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	ency						80		140		175	MHz
tw	Pulse durati	on, CLK high or low					6.2		3.5		2.8		ns
	Setup time	Data before CLK↑	12.8		8.3		5.7		3.5		2.5		50
t <sub>su</sub>	Setup time	CLKEN before CLK↑	3.5		2		1.6		1.4		1.4		ns
+.	Hold time	Data after CLK↑	0		0		0		0		0		
th		CLKEN after CLK1	2.1		1.6		1.3		1.2		1.2		ns

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)


PARAMETER	FROM	FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax							80		140		175	MHz
<sup>t</sup> pd	CLK	Q	7.7	1.5	6.3	1.5	5.4	1	3.3	0.7	2.6	ns
t <sub>en</sub>	OE	Q	11.2	2.5	10.6	2.4	9.5	1.8	6	1.4	4.3	ns
<sup>t</sup> dis	OE	Q	6.8	1.9	7.2	1.9	7	1.2	3.6	1.2	3.4	ns



#### SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166H - DECEMBER 1998 - REVISED JUNE 2000

#### operating characteristics, T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	$CC = 1.8 V V_{CC} = 2.5 V V_{CC} = 3.3$		UNIT		
	PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C <sub>1</sub> = 0. f = 10 MHz	88	98	110	ъĒ	
Сp	d capacitance	Outputs disabled	$C_{L} = 0$ , $f = 10 \text{ MHz}$	60	64	79	рF	




NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.








- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.

  - E. tPLZ and tPHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

#### Figure 3. Load Circuit and Voltage Waveforms




#### SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166H – DECEMBER 1998 – REVISED JUNE 2000



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. tpZL and tpZH are the same as  $t_{en}$ .
  - G. tpLH and tpHL are the same as  $t_{pd}$ .

#### Figure 4. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tpLH and tpHL are the same as  $t_{pd}$ .

#### Figure 5. Load Circuit and Voltage Waveforms





#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
74AVC16722DGGRE4	Active	Production	TSSOP (DGG)   64	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16722
SN74AVC16722DGGR	Active	Production	TSSOP (DGG)   64	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16722
SN74AVC16722DGGR.B	Active	Production	TSSOP (DGG)   64	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16722

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· · /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16722DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16722DGGR	TSSOP	DGG	64	2000	356.0	356.0	45.0

## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated