











SN74AUP1G74

SCES644D -MARCH 2006-REVISED DECEMBER 2015

SN74AUP1G74 Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset

Features

- Available in the Texas Instruments NanoStar™
- Low Static-Power Consumption: $I_{CC} = 0.9 \mu A Maximum$
- Low Dynamic-Power Consumption: $C_{pd} = 5.5 \text{ pF Typical at } 3.3 \text{ V}$
- Low Input Capacitance: C_i = 1.5 pF Typical
- Low Noise Overshoot and Undershoot < 10% of V_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the Input $(V_{hys} = 250 \text{ mV Typical at } 3.3 \text{ V})$
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal
- t_{pd} = 5 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Servers
- LED Displays
- **Network Switches**
- Telecom Infrastructure
- **Motor Drivers**
- I/O Expanders

3 Description

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in increased battery life. This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 6).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AUP1G74YFP	DSBGA (8)	1.56 mm × 0.76 mm
SN74AUP1G74YZP	DSBGA (8)	1.86 mm × 0.89 mm
SN74AUP1G74DCU	VSSOP (8)	2.30 mm × 2.00 mm
SN74AUP1G74DQE	X2SON (8)	1.40 mm × 1.00 mm
SN74AUP1G74RSE	UQFN (8)	1.50 mm × 1.50 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

AUP - The Lowest-Power Family






Table of Contents

1	Features 1		7.2 Enable and Disable Times	14
2	Applications 1	8	Detailed Description	15
3	Description 1		8.1 Overview	15
4	Revision History2		8.2 Functional Block Diagram	15
5	Pin Configuration and Functions		8.3 Feature Description	15
6	Specifications		8.4 Device Functional Modes	15
•	6.1 Absolute Maximum Ratings	9	Application and Implementation	16
	6.2 ESD Ratings		9.1 Application Information	16
	6.3 Recommended Operating Conditions		9.2 Typical Power Button Circuit	16
	6.4 Thermal Information	10	Power Supply Recommendations	17
	6.5 Electrical Characteristics, T _A = 25°C	11	Layout	
	6.6 Electrical Characteristics, T _A = -40°C to +85°C 6		11.1 Layout Guidelines	
	6.7 Timing Requirements		11.2 Layout Example	
	6.8 Switching Characteristics, C ₁ = 5 pF	12	Device and Documentation Support	
	6.9 Switching Characteristics, C _L = 10 pF		12.1 Documentation Support	
	6.10 Switching Characteristics, C _L = 15 pF		12.2 Community Resources	
	6.11 Switching Characteristics, C _L = 30 pF		12.3 Trademarks	
	6.12 Operating Characteristics		12.4 Electrostatic Discharge Caution	18
	6.13 Typical Characteristics		12.5 Glossary	
7	Parameter Measurement Information	13	Mechanical, Packaging, and Orderable	
-	7.1 Propagation Delays, Setup and Hold Times, and Pulse Width)	-	Information	18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision C (March 2010) to Revision D

Page

Submit Documentation Feedback



5 Pin Configuration and Functions



Pin Functions⁽¹⁾

		PIN			
NAME	VSSOP, X2SON	UQFN	DSBGA	I/O	DESCRIPTION
CLK	1	7	A1	I	Rising edge triggered clock signal input
CLR	6	2	C2	1	Clear, Active low
D	2	6	B1	1	Data input
GND	4	4	D1	_	Ground
PRE	7	1	B2	1	Preset, Active low
Q	5	3	D2	0	Output
Q	3	5	C1	0	Inverted output
V_{CC}	8	8	A2	_	Power supply

(1) See Mechanical, Packaging, and Orderable Information for dimensions.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	4.6	V
VI	Input voltage ⁽²⁾		-0.5	4.6	V
Vo	Voltage applied to any output in the high-impedance o	r power-off state ⁽²⁾	-0.5	4.6	V
Vo	Output voltage in the high or low state (2)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		– 50	mA
I _{OK}	Output clamp current	V _O < 0		– 50	mA
Io	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND			±50	mA
TJ	Junction temperature			150	00
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		0.8	3.6	V
		V _{CC} = 0.8 V	V_{CC}		
V	Lligh level input valtage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	$0.7 \times V_{CC}$		V
VIH	nigh-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6		V
	Supply voltage High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		
	Homeon High-level input voltage Low-level input voltage Input voltage Output voltage	$V_{CC} = 0.8 \text{ V}$		0	
V		$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.3 \times V_{CC}$	V
VIL		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.9	
V_{I}	Input voltage	·	0	3.6	V
Vo	Output voltage		0	V_{CC}	V
		$V_{CC} = 0.8 \text{ V}$		-20	μΑ
		V _{CC} = 1.1 V		-1.1	
	High lovel output ourrant	V _{CC} = 1.4 V		-1.7	
	nign-ievei output current	$V_{CC} = 1.65$		-1.9	mA
		$V_{CC} = 2.3 \text{ V}$		-3.1	
		$V_{CC} = 3 V$		-4	

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



Recommended Operating Conditions⁽¹⁾ (continued)

			MIN MAX	UNIT
	Low-level output current	V _{CC} = 0.8 V	20	μΑ
		V _{CC} = 1.1 V	1.1	
I _{OL}	Low level output ourrent	$V_{CC} = 1.4 \text{ V}$	1.7	
	Low-level output current	V _{CC} = 1.65 V	1.9	mA
		V _{CC} = 2.3 V	3.1	
	Low-level output current $V_{CC} = 1.65 \text{ V}$ $V_{CC} = 2.3 \text{ V}$ $V_{CC} = 3 \text{ V}$	4		
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	200	ns/V
T _A	Operating free-air temperature	· · · · · · · · · · · · · · · · · · ·	-40 85	°C

6.4 Thermal Information

			SN74A	UP1G74		
THERMAL METRIC ⁽¹⁾		DCU (VSSOP)	DQE (X2SON)	RSE (UQFN)	YFP/YZP (DSBGA)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	
R _{θJA} Junction-to	-ambient thermal resistance	227	261	253	102	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics, T_A = 25°C

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	I _{OH} = -20 μA	0.8 V to 3.6 V	V _{CC} - 0.1			
PARAMETER VOH VOL II A or B input Ioff ΔIoff ICC ΔICC Ci Co	$I_{OH} = -1.1 \text{ mA}$	1.1 V	0.7 × V _{CC}			
	$I_{OH} = -1.7 \text{ mA}$	1.4 V	1.11			
	$I_{OH} = -1.9 \text{ mA}$	1.65 V	1.32			V
VOH	$I_{OH} = -2.3 \text{ mA}$	221	2.05			V
	$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.9			
	$I_{OH} = -2.7 \text{ mA}$	2.1/	2.72			
	$I_{OH} = -4 \text{ mA}$	0.8 V to 3.6 V				
	I _{OL} = 20 μA	0.8 V to 3.6 V			0.1	
	I _{OL} = 1.1 mA	1.1 V			0.3 × V _{CC}	
	I _{OL} = 1.7 mA	1.4 V			0.31	
\/	I _{OL} = 1.9 mA	1.65 V			0.31	\ /
VOL	I _{OL} = 2.3 mA	0.0.1/			0.31	V
	I _{OL} = 3.1 mA	2.3 V			0.44	
	I _{OL} = 2.7 mA	2.1/			0.31	
V_{OL} $\begin{array}{ c c c c c c c c c c c c c c c c c c c$	I _{OL} = 4 mA	3 V			0.44	
I _I A or B input	$V_I = GND \text{ to } 3.6 \text{ V}$	0 V to 3.6 V			0.1	μΑ
l _{off}	V_I or $V_O = 0 V$ to 3.6 V	0 V			0.2	μΑ
ΔI_{off}	V_I or $V_O = 0 V$ to 3.6 V	0 V to 0.2 V			0.2	μA
Icc	$V_I = GND \text{ or } (V_{CC} \text{ to } 3.6 \text{ V}),$ $I_O = 0$	0.8 V to 3.6 V			0.5	μA
Δl _{CC}	$V_I = V_{CC} - 0.6 \ V^{(1)}, \ I_O = 0$	3.3 V			40	μΑ
	V V == CND	0 V		1.5		F
C _i	$V_I = V_{CC}$ or GND	3.6 V		1.5		p⊢
Co	V _O = GND	0 V		3		pF

(1) One input at V_{CC} – 0.6 V, other input at V_{CC} or GND

Submit Documentation Feedback



6.6 Electrical Characteristics, $T_A = -40$ °C to +85°C

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	I _{OH} = -20 μA	0.8 V to 3.6 V	V _{CC} - 0.1			
	I _{OH} = -1.1 mA	1.1 V	0.7 × V _{CC}			
PARAMETER Voh II A or B input Ioff	$I_{OH} = -1.7 \text{ mA}$	1.4 V	1.03			
	$I_{OH} = -1.9 \text{ mA}$	1.65 V	1.3			
VOH	$I_{OH} = -2.3 \text{ mA}$	0.0.1/	1.97			V
	$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.85			
	$I_{OH} = -2.7 \text{ mA}$	0.1/	2.67			
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
$V_{OH} \begin{tabular}{ll} $I_{OH} = -1.7 \text{ mA} & 1.4 \text{ V} & 1.03 \\ $I_{OH} = -1.9 \text{ mA} & 1.65 \text{ V} & 1.3 \\ $I_{OH} = -2.3 \text{ mA} & 2.3 \text{ V} & 1.97 \\ \hline $I_{OH} = -3.1 \text{ mA} & 2.3 \text{ V} & 1.85 \\ \hline $I_{OH} = -2.7 \text{ mA} & 3 \text{ V} & 2.67 \\ \hline $I_{OH} = -4 \text{ mA} & 2.55 \\ \hline $I_{OL} = 20 \text{ µA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 1.1 \text{ mA} & 1.1 \text{ V} \\ \hline $I_{OL} = 1.7 \text{ mA} & 1.4 \text{ V} \\ \hline $I_{OL} = 1.9 \text{ mA} & 1.65 \text{ V} \\ \hline $I_{OL} = 2.3 \text{ mA} & 2.3 \text{ V} \\ \hline $I_{OL} = 2.3 \text{ mA} & 2.3 \text{ V} \\ \hline $I_{OL} = 2.7 \text{ mA} & 3 \text{ V} \\ \hline $I_{OL} = 2.7 \text{ mA} & 3 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 3 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline $I_{OL} = 4 \text{ mA} & 0.8 \text{ V to } 3.6 \text{ V} \\ \hline I_{OL}	I _{OL} = 20 μA	0.8 V to 3.6 V			0.1	
	I _{OL} = 1.1 mA	1.1 V			0.3 × V _{CC}	
	I _{OL} = 1.7 mA	1.4 V			0.37	
	I _{OL} = 1.9 mA	1.65 V			0.35	
	I _{OL} = 2.3 mA	0.0.1/			0.33	V
	I _{OL} = 3.1 mA	2.3 V			0.45	
	I _{OL} = 2.7 mA	0.1/			0.33	
		0.45				
I _I A or B input	V _I = GND to 3.6 V	0 V to 3.6 V			0.5	μA
l _{off}	V_I or $V_O = 0$ V to 3.6 V	0 V			0.6	μΑ
$\Delta I_{ m off}$	V_I or $V_O = 0$ V to 3.6 V	0 V to 0.2 V			0.6	μΑ
-		0.8 V to 3.6 V			0.9	μΑ
Δl _{CC}	$V_I = V_{CC} - 0.6 V^{(1)}, I_O = 0$	3.3 V			50	μA
		0 V				F
A or B input off cc cc clcc	$v_1 = v_{CC}$ or GND	3.6 V				pF
C _o	$V_O = GND$	0 V				pF

⁽¹⁾ One input at V_{CC} – 0.6 V, other input at V_{CC} or GND

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



6.7 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			V _{cc}	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
			0.8 V		21		
			1.2 V ± 0.1 V			40	
:	Clock fraguancy		1.5 V ± 0.1 V			50	MHz
clock	Clock frequency		1.8 V ± 0.15 V			60	IVITZ
	PRE or CLR low Data high		2.5 V ± 0.2 V			90	
			$3.3 \text{ V} \pm 0.3 \text{ V}$			90	
			0.8 V		3.5		
			1.2 V ± 0.1 V	2			
		Cl K high or low	1.5 V ± 0.1 V	2			
		CLK night of low	1.8 V ± 0.15 V	2			
			2.5 V ± 0.2 V	2			
	Duda a dematica		3.3 V ± 0.3 V	2			
W	ruise duration		0.8 V		4.5		ns
			1.2 V ± 0.1 V	2			
			1.5 V ± 0.1 V	2		40 50 60 90 90 5	
		PRE or CLR low	1.8 V ± 0.15 V	2			
			2.5 V ± 0.2 V	2			
		3.3 V ± 0.3 V	2				
			0.8 V		3		
			1.2 V ± 0.1 V	1.3			
			1.5 V ± 0.1 V	1			
		Data high	1.8 V ± 0.15 V	1			
			2.5 V ± 0.2 V	0.5			
			3.3 V ± 0.3 V	0.5			
			0.8 V		1		
			1.2 V ± 0.1 V	1.2			
			1.5 V ± 0.1 V	1			
su	Setup time before CLK↑	Data low	1.8 V ± 0.15 V	1			ns
			2.5 V ± 0.2 V	1			
			3.3 V ± 0.3 V	1			
			0.8 V		1		
			1.2 V ± 0.1 V	0.5			
			1.5 V ± 0.1 V	0.5			
		PRE or CLR inactive	1.8 V ± 0.15 V	0.5			
			2.5 V ± 0.2 V	0.5			
			3.3 V ± 0.3 V	0.5			
		1	0.8 V		0		
			1.2 V ± 0.1 V	0			
			1.5 V ± 0.1 V	0			
	Hold time, data after CLK↑		1.8 V ± 0.15 V	0			ns
			2.5 V ± 0.2 V	0			
			3.3 V ± 0.3 V	0			

⁽¹⁾ Minimum and maximum values are for $T_A = -40^{\circ}C$ to +85°C (2) Typicals are for $T_A = 25^{\circ}C$

Copyright © 2006–2015, Texas Instruments Incorporated

Submit Documentation Feedback



6.8 Switching Characteristics, $C_L = 5 pF$

over recommended operating free-air temperature range, $C_L = 5 pF$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	T _A	MIN	TYP	MAX	UNIT	
			0.8 V	T _A = 25°C		60			
			1.2 V ± 0.1 V	T _A = 25°C		80			
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	60				
			1.5 V ± 0.1 V	T _A = 25°C		125			
			1.5 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	90				
ıax			1.8 V ± 0.15 V	T _A = 25°C		150		MH	
			1.0 1 2 0.10 1	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	120				
			2.5 V ± 0.2 V	$T_A = 25^{\circ}C$		180			
			2.5 V 1 0.2 V	$T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$	160				
max			3.3 V ± 0.3 V	T _A = 25°C		190			
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	180				
			0.8 V	T _A = 25°C		31			
			1.2 V ± 0.1 V	T _A = 25°C	2	10	20		
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	2.7		20.4		
			151/.011/	T _A = 25°C	2	6	12		
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	1.9		12.4		
		Q	4.0.1/ . 0.45.1/	T _A = 25°C	2	5	9		
		CLK	1.8 V ± 0.15 V	$T_A = -40$ °C to 85°C	1.4		9.5		
				T _A = 25°C	2	3	6		
			$2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to 85°C	1.1		6.2		
			3.3 V ± 0.3 V	T _A = 25°C	2	3	4		
	CLK -			$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1		4.7		
			0.8 V	T _A = 25°C		28			
			401/		T _A = 25°C	2	9	19	
			1.2 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2.4		19		
				T _A = 25°C	2	6	11		
			1.5 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.6		11.8		
		Q		T _A = 25°C	2	5	9	ns	
			1.8 V ± 0.15 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.3		9		
				T _A = 25°C	2	3	6		
			$2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.1		6		
				T _A = 25°C	2	3	4		
			$3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1		4.6		
			0.8 V	T _A = 25°C	•	26	1.0		
			0.0 .	T _A = 25°C	2	9	20		
			1.2 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2		20		
				T _A = 25°C	2	6	12		
			$1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.5		13	ì	
	PRE or CLR	Q or Q		$T_A = 25^{\circ}C$	2	5	9		
	I ILL OI OLIX	Q 01 Q	1.8 V ± 0.15 V	$T_A = 25 \text{ C}$ $T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.3	3	10		
				$T_A = -40 \text{ C to 85 C}$ $T_A = 25^{\circ}\text{C}$	2	3	6		
			2.5 V ± 0.2 V			<u>ა</u>	7		
			-	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1	2			
		3.3 V ± 0.3 V	$3.3 \text{ V} \pm 0.3 \text{ V}$	T _A = 25°C	2	3	5		
				$T_A = -40^{\circ}C$ to $85^{\circ}C$	1		5		

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



6.9 Switching Characteristics, $C_L = 10 pF$

over recommended operating free-air temperature range, C_L = 10 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	T _A	MIN	TYP	MAX	UNIT
			0.8 V	T _A = 25°C		46		
			1.2 V ± 0.1 V	T _A = 25°C		65		
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	50			
			1.5 V ± 0.1 V	T _A = 25°C		95		
			1.5 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	55			
ıax			1.8 V ± 0.15 V	T _A = 25°C		110		MHz
			1.0 V ± 0.13 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	60			
			2.5 V ± 0.2 V	T _A = 25°C		170		
			2.5 V 1 0.2 V	$T_A = -40^{\circ}C$ to $85^{\circ}C$	130			
			3.3 V ± 0.3 V	T _A = 25°C		180		
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	160			
			0.8 V	T _A = 25°C		33		
			1.2 V ± 0.1 V	T _A = 25°C	2	10	22	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	3.4		21.8	
			151/.011/	T _A = 25°C	2	7	13	
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	2.4		13.5	
		Q	4.0.1/ . 0.45.1/	T _A = 25°C	2	6	10	
			1.8 V ± 0.15 V	$T_A = -40$ °C to 85°C	1.9		10.4	
			0.5.1/ 0.0.1/	T _A = 25°C	2	4	6	
			$2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to 85°C	1.5		7	
			221/ 221/	T _A = 25°C	2	3	5	
	0111		$3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to 85°C	1.2		5.3	
	CLK		0.8 V	T _A = 25°C	30			
			401/ 041/	T _A = 25°C	2	10	20	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	3		20.3	
			4514 0414	T _A = 25°C	2	7	12	
			1.5 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2.2		12.8	
		Q		T _A = 25°C	2	5	9	ns
			1.8 V ± 0.15 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.8		9.9	
				T _A = 25°C	2	4	6	
			2.5 V ± 0.2 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.3		6.7	
				T _A = 25°C	2	3	5	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.1		5.2	
			0.8 V	T _A = 25°C		29		
				T _A = 25°C	2	10	21	
			$1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2		21.4	
				T _A = 25°C	2	7	13	
			1.5 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2		13.8	-
	PRE or CLR	Q or Q		T _A = 25°C	2	5	10	
			1.8 V ± 0.15 V	$T_A = -40$ °C to 85°C	2		10.8	
				T _A = 25°C	2	4	7	
			$2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.5		7.4	
				T _A = 25°C	2	3	5	
			$3.3 \text{ V} \pm 0.3 \text{ V}$. A - 20 0			3	



6.10 Switching Characteristics, $C_L = 15 pF$

over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	T _A	MIN	TYP	MAX	UNIT
			0.8 V	T _A = 25°C		41		
			1.2 V ± 0.1 V	T _A = 25°C		75		
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	50			
			451/.041/	T _A = 25°C		95		
			1.5 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	55			
nax			4014 04514	T _A = 25°C		100		MHz
			1.8 V ± 0.15 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	60			
			0.51/ 0.01/	T _A = 25°C		150		
			$2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to 85°C	130			
				T _A = 25°C		200		
			$3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to 85°C	160			
			0.8 V	T _A = 25°C		35		
				T _A = 25°C	2	12	23.1	
			1.2 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	4.1		23.2	
				T _A = 25°C	2	8	14.1	
			1.5 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2.9		14.6	
		Q		T _A = 25°C	2	6	10.7	-
		Q	1.8 V ± 0.15 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2.4		11.3	
				T _A = 25°C	2.4	4	7	
			$2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = 23 \text{ C}$ $T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$		4		
					1.9	4	7.6	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	T _A = 25°C	2	4	5.4	
	CLK		0.01/	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.6 5.9			
			0.8 V	T _A = 25°C		32		
			1.2 V ± 0.1 V	T _A = 25°C	2	11	21.8	
				$T_A = -40$ °C to 85°C	3.7		21.8	
			1.5 V ± 0.1 V	T _A = 25°C	2	7	13.5	
		_	1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	2.6		14	
pd		Q	1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	2	6	10.4	ns
				$T_A = -40$ °C to 85°C	2.2		10.9	
			2.5 V ± 0.2 V	$T_A = 25^{\circ}C$	2	4	7.1	
			2.0 V 1 0.2 V	$T_A = -40$ °C to 85°C	1.7		7.5	
			3.3 V ± 0.3 V	$T_A = 25^{\circ}C$	2	3	5.4	
			3.5 V ± 0.5 V	$T_A = -40$ °C to 85°C	1.4		5.8	1
			0.8 V	$T_A = 25^{\circ}C$		31		
			4.0.1/ . 0.4.1/	T _A = 25°C	2	11	23	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	2		22.9	
				T _A = 25°C	2	7	14	
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	2		14.9	1
	PRE or CLR	Q or Q		T _A = 25°C	2	6	11	
			1.8 V ± 0.15 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2		11.7	
				T _A = 25°C	2	4	7	
			$2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2		8.1	
				T _A = 25°C	2	4	6	
			3.3 V ± 0.3 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1.5	•	6.4	

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



6.11 Switching Characteristics, $C_L = 30 pF$

over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 3 and Figure 4)

		0.8 V	T _A = 25°C		21		
		1.2 V ± 0.1 V	T _A = 25°C		50		
		1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	40			
		1.5 V ± 0.1 V	T _A = 25°C		60		
		1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	50			
		191/.0151/	$T_A = 25$ °C		75		MHz
		1.6 V ± 0.15 V	$T_A = -40$ °C to 85°C	70			
		251/ . 021/	$T_A = 25$ °C		100		
		2.5 V ± 0.2 V	$T_A = -40$ °C to 85°C	90			
		221/ . 021/	T _A = 25°C		100		
		3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	90			
		0.8 V	T _A = 25°C		32		
		121/.011/	T _A = 25°C	3	14	27	
		1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	5.9		27	
		451/ . 041/	T _A = 25°C	3	10	17	
		1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	4.4		17.2	
	Q	4014 04514	T _A = 25°C	3	8	13	
		1.8 V ± 0.15 V	$T_A = -40$ °C to 85°C	3.6		13.4	
			T _A = 25°C	3	6	9	-
		2.5 V ± 0.2 V	$T_A = -40$ °C to 85°C	3		9.2	
			T _A = 25°C	3	5	7	
		$3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2.6		7.2	
CLK		0.8 V			40		
				3	13	26	-
		1.2 V ± 0.1 V					
				3	9	16	
		1.5 V ± 0.1 V					
	Q				7		ns
		1.8 V ± 0.15 V					
					5		
		$2.5 \text{ V} \pm 0.2 \text{ V}$					
					5		
		$3.3 \text{ V} \pm 0.3 \text{ V}$					-
		0.8 V		2. 1	38	7.2	
		0.0 .		3		26	
		1.2 V ± 0.1 V					
					9		
		$1.5 \text{ V} \pm 0.1 \text{ V}$					-
PRF or CLR	Q or Q				8		
I ILE OF OLIK	Q 01 Q	1.8 V ± 0.15 V			0		
	-				6		
		$2.5 \text{ V} \pm 0.2 \text{ V}$			U		
	-				5		
		$3.3 \text{ V} \pm 0.3 \text{ V}$			υ 		
_	CLK PRE or CLR	CLK	$\begin{array}{c} & 1.2\text{V} \pm 0.1\text{V} \\ & 1.5\text{V} \pm 0.1\text{V} \\ & 2.5\text{V} \pm 0.2\text{V} \\ & 3.3\text{V} \pm 0.3\text{V} \\ & & \\ \hline & 0.8\text{V} \\ & & \\ \hline & 1.2\text{V} \pm 0.1\text{V} \\ & & \\ \hline & $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ CLK = \begin{bmatrix} 1.8 \ V \pm 0.15 \ V \\ 2.5 \ V \pm 0.2 \ V \\ \hline 1.2 \ V \pm 0.2 \ V \\ \hline 1.2 \ V \pm 0.1 \ V \\ \hline 1.2 \ V \pm 0.1 \ V \\ \hline 1.3 \ V \pm 0.1 \ V \\ \hline 1.4 \ V \pm 0.1 \ V \\ \hline 1.5 \ V \pm 0.1 \ V \\ \hline 1.5 \ V \pm 0.1 \ V \\ \hline 1.5 \ V \pm 0.1 \ V \\ \hline 1.5 \ V \pm 0.1 \ V \\ \hline 1.5 \ V \pm 0.1 \ V \\ \hline 1.6 \ V \pm 0.1 \ V \\ \hline 1.7 \ V \pm 0.1 \ V \\ \hline 1.8 \ V \pm 0.15 \ V \\ \hline $	$ CLK = \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ CLK = \begin{array}{c ccccccccccccccccccccccccccccccccccc$




6.12 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			0.8 V	5.5	
	1.2 V ± 0.1 V	1.2 V ± 0.1 V	5.5		
		$f = 10 \text{ MHz}$ $\frac{1.5 \text{ V} \pm 0.1 \text{ V}}{1.8 \text{ V} \pm 0.15 \text{ V}}$	1.5 V ± 0.1 V	5.5	pF
C_{pd}	Power dissipation capacitance		1.8 V ± 0.15 V	5.5	
		2.5 V ± 0.2 V		5.5	
			3.3 V ± 0.3 V	5.5	

6.13 Typical Characteristics




Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated




7 Parameter Measurement Information

7.1 Propagation Delays, Setup and Hold Times, and Pulse Width)



LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L V _M	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}




NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r/t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




7.2 Enable and Disable Times



TEST	S1
t _{PLZ} /t _{PZL}	2×V _{CC}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
VI	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
$oldsymbol{V}_{\Delta}$	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f = 3 \text{ ns}$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview


This single positive-edge-triggered D-type flip-flop is designed for 0.8-V to 3.6-V V_{CC} operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. When both the CLR and PRE inputs are set low, the CLR input will override the PRE input.

NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

8.2 Functional Block Diagram



Pin numbers shown are for the DCU and DQE packages

8.3 Feature Description

This device is available in the Texas Instrument's NanoStar package. It has low static-power consumption of 0.9 uA maximum. It has low noise with overshoot and undershoot at less than ten percent of V_{CC} . It supports partial-power-down mode operation, which is specified by I_{off} . The Schmitt-trigger inputs allow for slow or noisy input signals. The device has a wide operating voltage range of 0.8 V to 3.6 V, and is optimized for 3.3 V. It has low propagation delay of 5 ns maximum at 3.3 V.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AUP1G74.

Table 1. Function Table

	INP		OUTPUTS			
PRE	CLR	CLK	D	Q	Q	
L	Н	Х	Χ	Н	L	
X	L	Χ	Χ	L	Н	
Н	Н	↑	Н	Н	L	
Н	Н	↑	L	L	Н	
Н	Н	L	X	Q_0	\overline{Q}_0	



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AUP1G74 can be used to control a power button input. Tying \overline{Q} to D will switch the output between high and low each time that a high signal is sent to CLK from the push button.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The resistor and capacitor at the $\overline{\text{CLR}}$ pin are optional. If they are not used, the $\overline{\text{CLR}}$ pin must be connected directly to V_{CC} to be inactive.

9.2 Typical Power Button Circuit




Figure 5. Device Power Button Circuit

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions must be considered to prevent ringing.


9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see ($\Delta t/\Delta V$) in *Recommended Operating Conditions*.
 - For specified high and low levels, see (V_{IH} and V_{IL}) in Recommended Operating Conditions.
 - Inputs are overvoltage tolerant allowing them to go as high as 4.6 V at any valid V_{CC}.
- 2. Recommend Output Conditions:
 - Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.



Typical Power Button Circuit (continued)

9.2.3 Application Curve



AUP1G08 data at $C_L = 15 pF$

Figure 6. Switching Characteristics at 25 MHz

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor, and if there are multiple V_{CC} pins, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power pin. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

11.2 Layout Example



Figure 7. Layout Diagram



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

NanoStar, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

23-May-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AUP1G74DCUR	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H74R
SN74AUP1G74DCUR.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H74R
SN74AUP1G74DCURG4	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H74R
SN74AUP1G74DQER	Active	Production	X2SON (DQE) 8	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS
SN74AUP1G74DQER.B	Active	Production	X2SON (DQE) 8	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS
SN74AUP1G74RSER	Active	Production	UQFN (RSE) 8	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS
SN74AUP1G74RSER.B	Active	Production	UQFN (RSE) 8	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS
SN74AUP1G74YFPR	Active	Production	DSBGA (YFP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HSN
SN74AUP1G74YFPR.B	Active	Production	DSBGA (YFP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HSN
SN74AUP1G74YZPR	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HSN
SN74AUP1G74YZPR.B	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HSN

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Mar-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G74DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUP1G74DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
SN74AUP1G74RSER	UQFN	RSE	8	5000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2
SN74AUP1G74YFPR	DSBGA	YFP	8	3000	178.0	9.2	0.9	1.75	0.6	4.0	8.0	Q1
SN74AUP1G74YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1



www.ti.com 15-Mar-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G74DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUP1G74DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
SN74AUP1G74RSER	UQFN	RSE	8	5000	202.0	201.0	28.0
SN74AUP1G74YFPR	DSBGA	YFP	8	3000	220.0	220.0	35.0
SN74AUP1G74YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This package complies to JEDEC MO-287 variation X2EAF.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.





NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated