

description/ordering information

ORDERING INFORMATION

| ТА | PACK | AGE [†] | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------|------------------|--------------------------|---------------------|
| | | | SN74ALS245A-1N | SN74ALS245A-1N |
| | PDIP – N | Tube | SN74ALS245AN | SN74ALS245AN |
| | | | SN74AS245N | SN74AS245N |
| | | Tube | SN74ALS245ADW | ALS245A |
| 0°C to 70°C | | Tape and reel | SN74ALS245ADWR | AL3243A |
| | SOIC - DW | Tube | SN74ALS245A-1DW | ALS245A-1 |
| | SOIC – DW | Tape and reel | SN74ALS245A-1DWR | AL5245A-1 |
| | | Tube | SN74AS245DW | AS245 |
| | | Tape and reel | SN74AS245DWR | A3245 |
| | | Tape and reel | SN74ALS245ANSR | ALS245A |
| | SOP – NS | Tape and reel | SN74ALS245A-1NSR | ALS245A-1 |
| | | Tape and reel | SN74AS245NSR | 74AS245 |
| | SSOP – DB | Tape and reel | SN74ALS245ADBR | G245A |
| | CDIP – J | Tube | SNJ54ALS245AJ | SNJ54ALS245AJ |
| | CDIF = J | Tube | SNJ54AS245J | SNJ54AS245J |
| –55°C to 125°C | CFP – W | Tube | SNJ54ALS245AW | SNJ54ALS245AW |
| | LCCC – FK | Tube | SNJ54ALS245AFK | SNJ54ALS245AFK |
| | | Tube | SNJ54AS245FK | SNJ54AS245FK |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright \circledast 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

description/ordering information(continued)


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable $\overline{(OE)}$ input can be used to disable the device so that the buses are effectively isolated.

The -1 version of the SN74ALS245A is identical to the standard version, except that the recommended maximum I_{OL} is increased to 48 mA. There is no -1 version of the SN54ALS245A.

| | FUNCTION TABLE | | | | | | | | | |
|-----|----------------|-----------------|--|--|--|--|--|--|--|--|
| INP | UTS | OPERATION | | | | | | | | |
| OE | DIR | OPERATION | | | | | | | | |
| L | L | B data to A bus | | | | | | | | |
| L | Н | A data to B bus | | | | | | | | |
| н | H X Isolation | | | | | | | | | |

logic diagram, each gate (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (SN54ALS245A, SN74ALS245A) (unless otherwise noted)[†]

| Supply voltage Vee | | |
|---------------------------|------------|----------------|
| | | |
| | | 5.5 V |
| | | e |
| | DW package | ge 58°C/W |
| | N package | |
| | NS package | e 60°C/W |
| Storage temperature range | | –65°C to 150°C |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

recommended operating conditions (see Note 2)

| | | SNS | 54ALS24 | 5A | SN74ALS245A | | | UNIT |
|-----|--------------------------------|-----|---------|-----|-------------|-----|-----|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | 0.7 | | | 0.8 | V |
| ЮН | High-level output current | | | -12 | | | -15 | mA |
| | | | | 12 | | | 24 | mA |
| IOL | Low-level output current | | | | | | 48† | ША |
| ТА | Operating free-air temperature | -55 | | 125 | 0 | | 70 | °C |

 $^{+}$ Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | TEST CO | DITIONS | SN5 | 4ALS24 | 5A | SN7 | 4ALS24 | 5A | UNIT | |
|-----|-------------------------|------------------------------------|----------------------------|--------------------|--------|------|--------------------|--------|------|------|--|
| | PARAMETER | TEST CO | NDITIONS | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | | |
| VIK | | V _{CC} = 4.5 V, | lj = – 18 mA | | | -1.5 | | | -1.5 | V | |
| | | V_{CC} = 4.5 V to 5.5 V, | $I_{OH} = -0.4 \text{ mA}$ | V _{CC} –2 | | | V _{CC} -2 | | | | |
| | | | I _{OH} = -3 mA | 2.4 | 3.2 | | 2.4 | 3.2 | | V | |
| Vон | | $V_{CC} = 4.5 V$ | $I_{OH} = -12 \text{ mA}$ | 2 | | | | | | v | |
| | | | I _{OH} = -15 mA | | | | 2 | | | | |
| | | | I _{OL} = 12 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | | |
| VOL | V _{CC} = 4.5 V | I _{OL} = 24 mA | | | | | 0.35 | 0.5 | V | | |
| | | $I_{OL} = 48 \text{ mA}^{\dagger}$ | | | | | 0.35 | 0.5 |).5 | | |
| ı. | Control inputs | V _{CC} = 5.5 V | V _I = 7 V | | | 0.1 | | | 0.1 | mA | |
| łı | A or B ports | VCC = 5.5 V | V _I = 5.5 V | | | 0.1 | | | 0.1 | ША | |
| | Control inputs | V _{CC} = 5.5 V, | VI = 2.7 V | | | 20 | | | 20 | μA | |
| ΙН | A or B ports§ | VCC = 5.5 V, | V - 2.7 V | | | 20 | | | 20 | μΛ | |
| i | Control inputs | V _{CC} = 5.5 V, | V ₁ = 0.4 V | | | -0.1 | | | -0.1 | mA | |
| ۱L | A or B ports§ | VCC = 5.5 V, | V] = 0.4 V | | | -0.1 | | | -0.1 | ША | |
| ю¶ | | V _{CC} = 5.5 V, | V _O = 2.25 V | -20 | | -112 | -30 | | -112 | mA | |
| Icc | | | Outputs high | | 30 | 48 | | 30 | 45 | | |
| | | V _{CC} = 5.5 V | Outputs low | | 36 | 60 | | 36 | 55 | mA | |
| | | | Outputs disabled | | 38 | 63 | | 38 | 58 | | |

[†] Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V

[‡] All typical values are $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.



SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | CI R1 R2 | _ = 50 p 1 = 500 9 2 = 500 9 | Ω, | Ι, | UNIT | |
|------------------|-----------------|----------------|----------------|------------------------------------|-------------|-----|------|--|
| | | | SN54ALS245A | | SN74ALS245A | | 1 | |
| | | | MIN | MAX | MIN | MAX | | |
| ^t PLH | A or B | B or A | 1 | 19 | 3 | 10 | ns | |
| ^t PHL | AUID | BUIA | 1 | 14 | 3 | 10 | 115 | |
| ^t PZH | OE | A or B | 2 | 30 | 5 | 20 | ns | |
| ^t PZL | ÛE | AOID | 2 | 29 | 5 | 20 | 115 | |
| ^t PHZ | OE | A or B | 2 | 14 | 2 | 10 | | |
| ^t PLZ | UE | 7010 | 2 | 30 | 4 | 15 | ns | |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (SN54AS245, SN74AS245) (unless otherwise noted)[‡]

| Supply voltage, V _{CC} | |
|---|----------------|
| Input voltage, V _I : All inputs | |
| I/O ports | 5.5 V |
| Package thermal impedance, θ _{JA} (see Note 1): DW package | 58°C/W |
| N package | 69°C/W |
| NS package | 60°C/W |
| Storage temperature range | –65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

| | | SN54AS245 | | | SN | 5 | UNIT | |
|-----------------|--------------------------------|-----------|-----|-----|-----|-----|------|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | 0.8 | | | 0.8 | V |
| I _{ОН} | High-level output current | | | -12 | | | -15 | mA |
| IOL | Low-level output current | | | 48 | | | 64 | mA |
| TA | Operating free-air temperature | -55 | | 125 | 0 | | 70 | °C |

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | TEST CON | | SI | 154AS24 | 15 | SN | 174AS24 | 15 | UNIT | |
|------------------|---------------------------|----------------------------|---------------------------|--------------------|---------|------|--------------------|--------------------------|-------|------|--|
| | PARAMETER | TEST CON | DITIONS | MIN | түр† | MAX | MIN | ΜΙΝ ΤΥΡ [†] ΜΑΧ | | UNIT | |
| VIK | | V _{CC} = 4.5 V, | lı = – 18 mA | | | -1.2 | | | -1.2 | V | |
| | | V_{CC} = 4.5 V to 5.5 V, | $I_{OH} = -2 \text{ mA}$ | V _{CC} -2 | 2 | | V _{CC} -2 | 2 | | | |
| Ver | | | $I_{OH} = -3 \text{ mA}$ | 2.4 | 3.2 | | 2.4 | 3.2 | | v | |
| Vон | | V _{CC} = 4.5 V | $I_{OH} = -12 \text{ mA}$ | 2 | | | | | | v | |
| | | | I _{OH} = -15 mA | | | | 2 | | | | |
| VOL | | V _{CC} = 4.5 V | I _{OL} = 48 mA | | 0.3 | 0.55 | | | | v | |
| VOL | | VCC = 4.5 V | I _{OL} = 64 mA | | | | | 0.35 | 0.55 | | |
| ı. | Control inputs | V _{CC} = 5.5 V | V _I = 7 V | | | 0.1 | | | 0.1 | mA | |
| lı | A or B ports | VCC = 3.5 V | VI = 5.5 V | | | 0.1 | | | 0.1 | IIIA | |
| ı | Control inputs | V _{CC} = 5.5 V, | V ₁ = 2.7 V | | | 50 | | | 20 | μA | |
| ΙН | A or B ports [‡] | VCC = 3.3 V, | v = 2.7 v | | 70 | | | | 70 | μΛ | |
| 1 | Control inputs | V _{CC} = 5.5 V, | V ₁ = 0.4 V | | | -0.5 | | | -0.5 | mA | |
| ۱Ľ | A or B ports‡ | VCC = 3.5 V, | v] = 0.4 v | | -0.75 | | | | -0.75 | IIIA | |
| ۱ ₀ § | | V _{CC} = 5.5 V, | V _O = 2.25 V | -50 | | -150 | -50 | | -150 | mA | |
| Icc | | | Outputs high | | 62 | 97 | | 62 | 97 | | |
| | | $V_{CC} = 5.5 V$ | Outputs low | | 95 | 143 | | 95 | 143 | mA | |
| | | | Outputs disabled | | 79 | 123 | | 79 | 123 | | |

[†] All typical values are V_{CC} = 5 V, T_A = 25°C.
[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.
§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.


switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _C CL R1 R2 T _A | UNIT | | | |
|------------------|-----------------|----------------|--|------|-------|-----|-----|
| | | | SN54A | S245 | SN74A | | |
| | | | MIN | MAX | MIN | MAX | |
| ^t PLH | A or B | B or A | 2 | 9.5 | 2 | 7.5 | ns |
| ^t PHL | AUB | BUIA | 2 | 9 | 2 | 7 | 115 |
| ^t PZH | | A or B | 2 | 11 | 2 | 9 | ns |
| tPZL | OE | AUIB | 2 | 10.5 | 2 | 8.5 | 115 |
| ^t PHZ | OE | A or B | 2 | 7.5 | 2 | 5.5 | 20 |
| t _{PLZ} | UE | AUD | 2 | 12 | 2 | 9.5 | ns |

[¶] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.







PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|-------------------|----------------|-----------------------|--------------------|--------------------------------------|-----------------------------------|--------------|---------------------------------|
| 84030012A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 84030012A SNJ54ALS 245AFK |
| 8403001RA | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8403001RA SNJ54ALS245AJ |
| 8403001SA | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8403001SA SNJ54ALS245AW |
| SN54ALS245AJ | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | SN54ALS245AJ |
| SN54ALS245AJ.A | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | SN54ALS245AJ |
| SN54AS245J | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | SN54AS245J |
| SN54AS245J.A | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | SN54AS245J |
| SN74ALS245A-1DW | Obsolete | Production | SOIC (DW) 20 | - | - | Call TI | Call TI | 0 to 70 | ALS245A-1 |
| SN74ALS245A-1DWR | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A-1 |
| SN74ALS245A-1DWR.A | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A-1 |
| SN74ALS245A-1N | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN74ALS245A-1N |
| SN74ALS245A-1N.A | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN74ALS245A-1N |
| SN74ALS245A-1NSR | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A-1 |
| SN74ALS245A-1NSR.A | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A-1 |
| SN74ALS245ADBR | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | G245A |
| SN74ALS245ADBR.A | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | G245A |
| SN74ALS245ADW | Obsolete | Production | SOIC (DW) 20 | - | - | Call TI | Call TI | 0 to 70 | ALS245A |
| SN74ALS245ADWR | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A |
| SN74ALS245ADWR.A | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A |
| SN74ALS245ADWRG4 | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A |
| SN74ALS245AN | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN74ALS245AN |
| SN74ALS245AN.A | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN74ALS245AN |
| SN74ALS245ANSR | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A |
| SN74ALS245ANSR.A | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A |
| SN74ALS245ANSR.B | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | - | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A |
| SN74ALS245ANSRG4 | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | ALS245A |



24-Jul-2025

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|-------------------|----------------|-----------------------|--------------------|--------------------------------------|-----------------------------------|--------------|---------------------------------|
| SN74AS245DW | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | AS245 |
| SN74AS245DW.A | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | AS245 |
| SN74AS245N | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN74AS245N |
| SN74AS245N.A | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN74AS245N |
| SN74AS245NSR | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 74AS245 |
| SN74AS245NSR.A | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 74AS245 |
| SNJ54ALS245AFK | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 84030012A SNJ54ALS 245AFK |
| SNJ54ALS245AFK.A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 84030012A SNJ54ALS 245AFK |
| SNJ54ALS245AJ | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8403001RA SNJ54ALS245AJ |
| SNJ54ALS245AJ.A | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8403001RA SNJ54ALS245AJ |
| SNJ54ALS245AW | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8403001SA SNJ54ALS245AW |
| SNJ54ALS245AW.A | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8403001SA SNJ54ALS245AW |
| SNJ54AS245FK | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | SNJ54AS 245FK |
| SNJ54AS245FK.A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | SNJ54AS 245FK |
| SNJ54AS245J | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | SNJ54AS245J |
| SNJ54AS245J.A | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | SNJ54AS245J |

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



www.ti.com

24-Jul-2025

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS245A, SN54AS245, SN74ALS245A, SN74AS245 :

• Catalog : SN74ALS245A, SN74AS245

• Military : SN54ALS245A, SN54AS245

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | D | | | | t. |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74ALS245A-1DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74ALS245A-1NSR | SOP | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74ALS245ADBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74ALS245ADWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74ALS245ANSR | SOP | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74AS245NSR | SOP | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025




| All ulmensions are normal | | | | | | | |
|---------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74ALS245A-1DWR | SOIC | DW | 20 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74ALS245A-1NSR | SOP | NS | 20 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74ALS245ADBR | SSOP | DB | 20 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74ALS245ADWR | SOIC | DW | 20 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74ALS245ANSR | SOP | NS | 20 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74AS245NSR | SOP | NS | 20 | 2000 | 356.0 | 356.0 | 45.0 |

TEXAS INSTRUMENTS

www.ti.com

TUBE



- B - Alignment groove width

| *All dimensions are nominal | *All | dimensions | are nominal |
|-----------------------------|------|------------|-------------|
|-----------------------------|------|------------|-------------|

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 84030012A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 8403001SA | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74ALS245A-1N | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74ALS245A-1N.A | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74ALS245AN | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74ALS245AN.A | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74AS245DW | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN74AS245DW.A | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN74AS245N | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74AS245N.A | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SNJ54ALS245AFK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54ALS245AFK.A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54ALS245AW | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SNJ54ALS245AW.A | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SNJ54AS245FK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54AS245FK.A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated