

# SN74AS1008A

## QUADRUPLE 2-INPUT POSITIVE-AND BUFFER/DRIVER

SDAS071B – DECEMBER 1982 – REVISED JANUARY 1995


- Driver Version of 'AS08
- Offers High Capacitive-Drive Capability
- Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs

### description

This device contains four independent 2-input positive-AND buffers/drivers. It performs the Boolean functions  $Y = A \bullet B$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The SN74AS1008A is characterized for operation from 0°C to 70°C.


D OR N PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each gate)


| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| H      | H | H      |
| L      | X | L      |
| X      | L | L      |

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$                    | 7 V            |
| Input voltage, $V_I$                        | 7 V            |
| Operating free-air temperature range, $T_A$ | 0°C to 70°C    |
| Storage temperature range                   | –65°C to 150°C |

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN74AS1008A

## QUADRUPLE 2-INPUT POSITIVE-AND BUFFER/DRIVER

SDAS071B – DECEMBER 1982 – REVISED JANUARY 1995

### recommended operating conditions†

|                                      | MIN | NOM | MAX | UNIT |
|--------------------------------------|-----|-----|-----|------|
| $V_{CC}$ Supply voltage              | 4.5 | 5   | 5.5 | V    |
| $V_{IH}$ High-level input voltage    | 2   |     |     | V    |
| $V_{IL}$ Low-level input voltage     |     |     | 0.8 | V    |
| $I_{OH}$ High-level output current   |     |     | -48 | mA   |
| $I_{OL}$ Low-level output current    |     |     | 48  | mA   |
| $T_A$ Operating free-air temperature | 0   |     | 70  | °C   |

† This high sink- or source-current device is not recommended for use above 40 MHz.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS                             | MIN          | TYP‡ | MAX  | UNIT |
|-----------|---|--------------|------|------|------|
| $V_{IK}$  | $V_{CC} = 4.5$ V, $I_I = -18$ mA            |              |      | -1.2 | V    |
| $V_{OH}$  | $V_{CC} = 4.5$ V to 5.5 V, $I_{OH} = -2$ mA | $V_{CC} - 2$ |      |      | V    |
|           | $V_{CC} = 4.5$ V, $I_{OH} = -3$ mA          | 2.4          | 3.2  |      |      |
|           | $V_{CC} = 4.5$ V, $I_{OH} = -48$ mA         | 2            |      |      |      |
| $V_{OL}$  | $V_{CC} = 4.5$ V, $I_{OL} = 48$ mA          | 0.35         | 0.5  |      | V    |
| $I_I$     | $V_{CC} = 5.5$ V, $V_I = 7$ V               |              | 0.1  |      | mA   |
| $I_{IH}$  | $V_{CC} = 5.5$ V, $V_I = 2.7$ V             |              | 20   |      | µA   |
| $I_{IL}$  | $V_{CC} = 5.5$ V, $V_I = 0.4$ V             |              | -0.5 |      | mA   |
| $I_{OS}§$ | $V_{CC} = 5.5$ V, $V_O = 2.25$ V            | -50          |      | -200 | mA   |
| $I_{CCH}$ | $V_{CC} = 5.5$ V, $V_I = 4.5$ V             |              | 5.6  | 9.5  | mA   |
| $I_{CCL}$ | $V_{CC} = 5.5$ V, $V_I = 0$                 |              | 13.5 | 22   | mA   |

‡ All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .


§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current,  $I_{OS}$ .

### switching characteristics (see Figure 1)

| PARAMETER | FROM<br>(INPUT) | TO<br>(OUTPUT) | $V_{CC} = 4.5$ V to 5.5 V,<br>$C_L = 50$ pF,<br>$R_L = 500 \Omega$ ,<br>$T_A = \text{MIN to MAX}¶$ |     | UNIT |
|-----------|-----------------|----------------|--|-----|------|
|           |                 |                | MIN  | MAX |      |
| $t_{PLH}$ | A or B          | Y              | 1  | 6   | ns   |
| $t_{PHL}$ |                 |                | 1  | 6   |      |

¶ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.  
 D. All input pulses have the following characteristics:  $PRR \leq 1$  MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.  
 E. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuits and Voltage Waveforms**

## PACKAGING INFORMATION

| Orderable part number        | Status<br>(1) | Material type<br>(2) | Package   Pins | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|------------------------------|---------------|----------------------|----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">SN74AS1008AD</a> | Active        | Production           | SOIC (D)   14  | 50   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | 0 to 70      | AS1008A             |
| SN74AS1008AD.A               | Active        | Production           | SOIC (D)   14  | 50   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | 0 to 70      | AS1008A             |
| SN74AS1008ADE4               | Active        | Production           | SOIC (D)   14  | 50   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | 0 to 70      | AS1008A             |
| <a href="#">SN74AS1008AN</a> | Active        | Production           | PDIP (N)   14  | 25   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | 0 to 70      | SN74AS1008AN        |
| SN74AS1008AN.A               | Active        | Production           | PDIP (N)   14  | 25   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | 0 to 70      | SN74AS1008AN        |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TUBE



\*All dimensions are nominal

| Device         | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74AS1008AD   | D            | SOIC         | 14   | 50  | 506.6  | 8      | 3940   | 4.32   |
| SN74AS1008AD.A | D            | SOIC         | 14   | 50  | 506.6  | 8      | 3940   | 4.32   |
| SN74AS1008ADE4 | D            | SOIC         | 14   | 50  | 506.6  | 8      | 3940   | 4.32   |
| SN74AS1008AN   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74AS1008AN   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74AS1008AN.A | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74AS1008AN.A | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |

N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



| PINS **<br>DIM      | 14               | 16               | 18               | 20               |
|---------------------|------------------|------------------|------------------|------------------|
| A MAX               | 0.775<br>(19,69) | 0.775<br>(19,69) | 0.920<br>(23,37) | 1.060<br>(26,92) |
| A MIN               | 0.745<br>(18,92) | 0.745<br>(18,92) | 0.850<br>(21,59) | 0.940<br>(23,88) |
| MS-001<br>VARIATION | AA               | BB               | AC               | AD               |



4040049/E 12/2002

NOTES:

- A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.
-  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).  
 The 20 pin end lead shoulder width is a vendor option, either half or full width.

**D0014A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

# EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
SCALE:8X



NON SOLDER MASK  
DEFINED



SOLDER MASK  
DEFINED

SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated