

DGG OR DL PACKAGE

SCES583A-JULY 2004-REVISED OCTOBER 2004

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Output Ports Have Equivalent 26- Ω Series **Resistors, So No External Resistors Are** Required
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH162373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load drive the bus lines significantly. nor The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA,	, include equivalent 26- Ω resistors to reduce overshoot and
undershoot.	

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL		SN74ALVCH162373DL	ALVCH162373
4000 to 0500	550P - DL	Tape and reel	SN74ALVCH162373LR	ALVUN102373
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCH162373GR	ALVCH162373
	VFBGA - GQL	Tape and reel	SN74ALVCH162373KR	VH2373

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1) www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

(TOP VIEW)					
			1		
1 <u>0</u> [1	48] 1LE		
1Q1 [2	47] 1D1		
1Q2 [3	46	1D2		
GND [4	45] GND		
1Q3 [5	44] 1D3		
1Q4 [6	43] 1D4		
V _{CC} [7	42	Vcc		
1Q5 [8	41] 1D5		
1Q6 [9	40] 1D6		
GND [10	39	GND		
1Q7 [11	38] 1D7		
1Q8 [12	37] 1D8		
2Q1 [13	36	2D1		
2Q2 [14	35	2D2		
GND [15	34	GND		
2Q3 [16	33	2D3		
2Q4 [17	32	2D4		
V _{CC}	18	31	Vcc		
2Q5	19	30	2D5		
2Q6 [20	29	2D6		
GND [21	28	GND		
2Q7 [22	27	2D7		
2Q8 [23	26	2D8		
2 <u>0e</u> [24	25	2LE		
			I		


SCES583A-JULY 2004-REVISED OCTOBER 2004

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

GQL PACKAGE (TOP VIEW) 1 2 3 4 5 6 () () () () () ()



	TERMINAL ASSIGNMENTS ⁽¹⁾						
	1	2	3	4	5	6	
Α	1 0E	NC	NC	NC	NC	1LE	
в	1Q2	1Q1	GND	GND	1D1	1D2	
С	1Q4	1Q3	V _{CC}	V _{CC}	1D3	1D4	
D	1Q6	1Q5	GND	GND	1D5	1D6	
Е	1Q8	1Q7			1D7	1D8	
F	2Q1	2Q2			2D2	2D1	
G	2Q3	2Q4	GND	GND	2D4	2D3	
Н	2Q5	2Q6	V _{CC}	V _{CC}	2D6	2D5	
J	2Q7	2Q8	GND	GND	2D8	2D7	
Κ	2 <mark>0E</mark>	NC	NC	NC	NC	2LE	

TEXAS IRUMENTS


www.ti.com

(1) NC - No internal connection


FUNCTION TABLE (each 8-bit section)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q ₀
Н	Х	Х	Z

LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



To Seven Other Channels

Pin numbers shown are for the DGG and DL packages.



SCES583A-JULY 2004-REVISED OCTOBER 2004

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V_{CC} or GI	ND		±100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	°C/W
		GQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$	V _{CC}	
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7	V _{CC}	V
		V_{CC} = 2.7 V to 3.6 V	2	V _{CC}	
		V_{CC} = 1.65 V to 1.95 V	0	$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V	0	0.7	V
		V_{CC} = 2.7 V to 3.6 V	0	0.8	
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-2	
	High-level output current	$V_{CC} = 2.3 V$		-6	mA
I _{OH}	righ-level output current	$V_{CC} = 2.7 V$		-8	IIIA
		$V_{CC} = 3 V$		-12	
		V _{CC} = 1.65 V		2	
	Low-level output current	$V_{CC} = 2.3 V$		6	mA
I _{OL} Lo	Low-level output current	$V_{CC} = 2.7 V$		8	IIIA
		$V_{CC} = 3 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES583A-JULY 2004-REVISED OCTOBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT	
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2			
	I _{OH} = -2 mA	1.65 V	1.2			
	I _{OH} = -4 mA	2.3 V	1.9			
V _{OH}		2.3 V	1.7		V	
	I _{OH} = -6 mA	3 V	2.4			
	I _{OH} = -8 mA	2.7 V	2			
	I _{OH} = -12 mA	3 V	2			
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2		
	I _{OL} = 2 mA	1.65 V		0.45		
	I _{OL} = 4 mA	2.3 V		0.4		
V _{OL}		2.3 V		0.55	V	
	I _{OL} = 6 mA	3 V		0.55		
	I _{OL} = 8 mA	2.7 V		0.6		
	I _{OL} = 12 mA	3 V		0.8		
l _l	V _I = V _{CC} or GND	3.6 V		±5	μA	
	V _I = 0.58 V	1.65 V	25			
	V _I = 1.07 V	1.65 V	-25			
	V _I = 0.7 V	2.3 V	45			
I _{I(hold)}	V _I = 1.7 V	2.3 V	-45		μA	
	V _I = 0.8 V	3 V	75			
	V _I = 2 V	3 V	-75			
	V _I = 0 to 3.6 V ⁽²⁾	3.6 V		±500		
I _{OZ}	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA	
I _{CC}	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	3.6 V		40	μA	
ΔI_{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μA	
Control inputs		221		3	- F	
C _i Data inputs	$-V_{I} = V_{CC} \text{ or } GND$	3.3 V		pF		
C _o Outputs	$V_0 = V_{CC}$ or GND	3.3 V		7	pF	

Texas

TRUMENTS www.ti.com

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 1.8 V ± 0.15 V			$V_{CC} = 3.3 V \\ \pm 0.3 V$	UNIT
		MIN MAX	MIN MA	X MIN MAX	MIN MAX	
tw	Pulse duration, LE high or low	3.3	3.3	3.3	3.3	ns
t _{su}	Setup time, data before LE \downarrow	1.1	1.1	1.1	1.1	ns
t _h	Hold time, data after LE \downarrow	1.1	1.1	1.1	1.1	ns



SCES583A-JULY 2004-REVISED OCTOBER 2004

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER		TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = 1 ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.	3.3 V 3 V	UNIT
(INPUT)		(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	D	0	1	6.3	1	5.3	1	4.5	1.1	4	
۲pd	LE	Q	1	6.6	1	5.6	1	5	1	4.2	ns
t _{en}	ŌĒ	Q	1	7.2	1	6.5	1.5	6	1	5	ns
t _{dis}	ŌĒ	Q	1	6.5	1	5.6	1.5	5.5	1.4	4.5	ns
t _{sk(o)}				1		0.5		0.5		0.5	ns

OPERATING CHARACTERISTICS


T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
C Bower dissipation expectioner	Outputs enabled	C ₁ = 50 pF. f = 10 MHz	20	22	26	٥F
C _{pd} Power dissipation capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, f = 10 \text{ MHz}$	6	6.5	8	рг




SCES583A-JULY 2004-REVISED OCTOBER 2004






TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

V	INPUT		V	v	<u>^</u>	Р	v
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	V_{Δ}
1.8 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
74ALVCH162373GRG4	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373
74ALVCH162373GRG4.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373
SN74ALVCH162373DL	Active	Production	SSOP (DL) 48	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373
SN74ALVCH162373DL.B	Active	Production	SSOP (DL) 48	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373
SN74ALVCH162373GR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373
SN74ALVCH162373GR.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373
SN74ALVCH162373LR	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373
SN74ALVCH162373LR.B	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVCH162373GRG4	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ALVCH162373GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ALVCH162373LR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ALVCH162373GRG4	TSSOP	DGG	48	2000	356.0	356.0	45.0
SN74ALVCH162373GR	TSSOP	DGG	48	2000	356.0	356.0	45.0
SN74ALVCH162373LR	SSOP	DL	48	1000	356.0	356.0	53.0

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALVCH162373DL	DL	SSOP	48	25	473.7	14.24	5110	7.87
SN74ALVCH162373DL.B	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated