24 🛮 V_{CC}

23 Y1

22 Y2

21 Y3

18 Y6

16**∏** Y8

15 Y9

14 ¶ Y10

13 OE2

20 Y4 19 Y5

17 | Y7

DW OR NT PACKAGE

(TOP VIEW)

OE1

A1 🛮 2

А3

A4 🛮 5

A5 🛮 6

A6

A7 | 8

A8 🛮 9

A9 [] 10 A10 [] 11

GND 12

A2 | 3

[] 4

- Functionally Equivalent to AMD's AM29827 and AM29828
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading
- Data Flow-Through Pinout (All Inputs on Opposite Side From Outputs)
- Power-Up High-Impedance State
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description


These 10-bit buffers and bus drivers provide high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input NOR such that if either output-enable (OE1 or OE2) input is high, all ten outputs are in the high-impedance state.

The SN74ALS29827 provides true data and the SN74ALS29828 provides inverted data at their respective outputs.

The SN74ALS29827 and SN74ALS29828 are characterized for operation from 0°C to 70°C.

logic symbols†





[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SDAS095B - JANUARY 1986 - REVISED JANUARY 1995

logic diagrams (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74ALS29827 SN74ALS29828			UNIT
		MIN	NOM	MAX	
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
ІОН	High-level output current			-24	mA
l _{OL}	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C



SDAS095B - JANUARY 1986 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	TEST CON	NDITIONS		'4ALS29 '4ALS29	-	UNIT		
VIK	$V_{CC} = 4.75 V,$	$I_{I} = -18 \text{ mA}$			-1.2	V		
Veri	I _{OH} = -15 mA		2.4			V		
VOH	V _{CC} = 4.75 V	$I_{OH} = -24 \text{ mA}$	2			V		
VOL	$V_{CC} = 4.75 V,$	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V		
lozh	$V_{CC} = 5.25 V,$	V _O = 2.4 V			20	μΑ		
lozL	$V_{CC} = 5.25 V,$	V _O = 0.4 V			-20	μΑ		
ΙĮ	$V_{CC} = 5.25 V,$	V _I = 5.5 V			0.1	mA		
lін	$V_{CC} = 5.25 V,$	V _I = 2.7 V			20	μΑ		
I _{IL}	$V_{CC} = 5.25 V,$	V _I = 0.4 V			-0.1	mA		
los [‡]	$V_{CC} = 5.25 V,$	V _O = 0	-75		-250	mA		
Icc	V _{CC} = 5.25 V			25	40	mA		

switching characteristics (see Figure 1)


	FROM TO				V to 5.25 V	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN74ALS29827 SN74ALS29828		UNIT
	(1111 01)	(6511 61.)		MIN MAX	MIN MAX	
t _{PLH}	А	V	0 000 = 5	15	14	ns
t _{PHL}	A	Υ	C _L = 300 pF	15	14	115
t _{PLH}	А	V	0 50 5	8	7	ns
t _{PHL}	A	Υ	C _L = 50 pF	8	7.5	115
^t PZH	<u>OE</u>	Y	C: 200 = E	20	20	ns
t _{PZL}	UE UE	Y	C _L = 300 pF	23	23	115
^t PZH	ŌĒ	Y	C: F0 % F	15	15	ns
t _{PZL}	OE	Y	$C_L = 50 pF$	15	15	115
^t PHZ	ŌĒ	V	0. 50 *5	17	17	ns
tPLZ	OE	Υ	C _L = 50 pF	12	12	115
^t PHZ	ŌĒ	Y	C:	9	9	ns
^t PLZ	OE .	ſ	C _L = 5 pF	9	9	115


[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE								
TEST	S1	S2						
t _{PLH}	Closed	Closed						
tPHL	Closed	Closed						
t _{PZH}	Open	Closed						
tPZL	Closed	Open						
tPHZ	Closed	Closed						
tPLZ	Closed	Closed						







PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74ALS29827DW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS29827
SN74ALS29827DW.A	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS29827

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALS29827DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74ALS29827DW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated