









SN54AHCT595, SN74AHCT595

SCLS374Q - MAY 1997 - REVISED AUGUST 2024

# SNx4AHCT595 8-Bit Shift Registers With 3-State Output Registers

### 1 Features

- Inputs are TTL-voltage compatible
- · 8-bit serial-in, parallel-out shift
- · Shift register has direct clear
- Latch-up performance exceeds 100mA per JESD 78, Class II
- ESD protection exceeds JESD 22:
  - 2000V Human-Body Model (A114-A)
  - 200V Machine Model (A115-A)
  - 1000V Charged-Device Model (C101)

# 2 Applications

- Network switches
- · Power infrastructures
- PCs and notebooks
- LED displays
- Servers


# 3 Description

The SNx4AHCT595 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE (NOM)(3)
SNx4AHCT595	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm
SINX4AFIC 1595	PW (TSSOP, 16)	5.0mm × 6.4mm	5.0mm × 4.4mm

- (1) For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Pin numbers shown are for the PW and BQB packages.

# **Simplified Schematic**



# **Table of Contents**

1 Features	1	7.2 Functional Block Diagram	9
2 Applications		7.3 Feature Description	
3 Description		7.4 Device Functional Modes	
4 Pin Configuration and Functions	3	8 Application and Implementation	11
5 Specifications	4	8.1 Application Information	11
5.1 Absolute Maximum Ratings	4	8.2 Typical Application	11
5.2 ESD Ratings		8.3 Power Supply Recommendations	12
5.3 Recommended Operating Conditions	4	8.4 Layout	12
5.4 Thermal Information	<b>5</b>	9 Device and Documentation Support	14
5.5 Electrical Characteristics	5	9.1 Receiving Notification of Documentation Updates.	14
5.6 Timing Characteristics	5	9.2 Support Resources	14
5.7 Switching Characteristics	6	9.3 Trademarks	14
5.8 Noise Characteristics	6	9.4 Electrostatic Discharge Caution	14
5.9 Typical Characteristics	7	9.5 Glossary	14
6 Parameter Measurement Information	8	10 Revision History	14
7 Detailed Description	9	11 Mechanical, Packaging, and Orderable	
7.1 Overview	9	Information	14



# **4 Pin Configuration and Functions**




Figure 4-1. SN74AHCT595-Q1 PW Package (Top View)




Figure 4-2. SN74AHCT595-Q1 BQB Package, 16-Pin WQFN (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	I TPE(")	DESCRIPTION
Q <sub>B</sub>	1	0	Q <sub>B</sub> Output
Q <sub>C</sub>	2	0	Q <sub>C</sub> Output
Q <sub>D</sub>	3	0	Q <sub>D</sub> Output
Q <sub>E</sub>	4	0	Q <sub>E</sub> Output
Q <sub>F</sub>	5	0	Q <sub>F</sub> Output
$Q_G$	6	0	Q <sub>G</sub> Output
Q <sub>H</sub>	7	0	Q <sub>H</sub> Output
GND	8	_	Ground Pin
Q <sub>H</sub> '	9	0	Q <sub>H</sub> Output
SRCLR	10	I	SRCLR Input
SRCLK	11	I	SRCLK Input
RCLK	12	I	RCLK Input
ŌĒ	13	I	Output Enable
SER	14	I	SER Input
Q <sub>A</sub>	15	0	Q <sub>A</sub> Output
V <sub>CC</sub>	16	_	Power Pin
Thermal Pa	d <sup>(2)</sup>	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

- (1) I = input, O = output
- (2) BQB package only



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>	Input voltage range <sup>(2)</sup>			
Vo	Voltage range applied to any outp	-0.5	7	V	
Vo	Output voltage range <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < -0.5V		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{O}$ < -0.5V or $V_{O}$ > $V_{CC}$ + 0.5V		±20	mA
Io	Continuous output current		±25	mA	
	Continuous output current through		±75	mA	
TJ	Junction temperature		150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 5V	2		V
V <sub>IL</sub>	Low-Level input voltage	V <sub>CC</sub> = 5V		0.8	V
VI	Input Voltage		0	5.5	V
V <sub>O</sub>	Output Voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 5V ± 0.5V		-8	mA
I <sub>OL</sub>	Low-level output current	$V_{CC} = 5V \pm 0.5V$		8	mA
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 5V ± 0.5V		20	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



# **5.4 Thermal Information**

				SN74A	HCT595			
	THERMAL METRIC(1)	BQB (WQFN)	D (SOIC)	DB (SSOP)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
				16 F	PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	91.8	93.8	97.5	47.5	126.2	135.9	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	87.7	54.7	47.7	34.9	68.7	70.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	61.6	50.9	48.1	27.5	77.3	81.3	
ΨЈТ	Junction-to-top characterization parameter	11.9	20.8	9.8	19.8	22.3	22.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	61.4	50.7	47.6	27.4	76.9	80.8	
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	39.4	N/A	N/A	N/A	N/A	N/A	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# **5.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T <sub>A</sub> :	= 25°C		-40°C	UNIT		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	MIN TYP MAX		MIN		MIN TYP MAX	
V	I <sub>OH</sub> = -50μA	4.5V	4.4	4.5		4.4			V
V <sub>OH</sub>	I <sub>OH</sub> = -8mA	4.5V	3.94			3.8			v
V <sub>OL</sub>	I <sub>OL</sub> = 50μA	4.5V			0.1			0.1	V
VOL	I <sub>OL</sub> = 8mA	4.5V	0.36					0.44	v
I	V <sub>I</sub> = 5.5V or GND and V <sub>CC</sub> = 0V to 5.5V	0V to 5.5V	±0.1				±1	μA	
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND and $V_{CC}$ = 5.5V	5.5V			±0.25			±2.5	μA
I <sub>cc</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$ , and $V_{CC} = 5.5V$	5.5V			4			40	μΑ
ΔI <sub>CC</sub>	One input at 3.4V, Other inputs at V <sub>CC</sub> or GND	5V			1.35			1.5	mA
Cı	V <sub>I</sub> = V <sub>CC</sub> or GND	5V		4	10			10	pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5V		5					pF
C <sub>PD</sub>	No load, F = 1MHz	5V		129					pF

# 5.6 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V <sub>cc</sub>	T <sub>A</sub> = 25°C	-40°C to 125°C	UNIT	
				MIN MAX	MIN MAX		
t <sub>H</sub>	Hold time	SER after SRCLK↑	5V ± 0.5V	2	2	ns	
t <sub>SU</sub>	Setup time	SER before SRCLK↑	5V ± 0.5V	3	3	ns	
t <sub>SU</sub>	Setup time	SRCLK↑ before RCLK↑	5V ± 0.5V	5	5	ns	
t <sub>su</sub>	Setup time	SRCLR high (inactive) before SRCLK↑	5V ± 0.5V	2.9	3.8	ns	
t <sub>SU</sub>	Setup time	SRCLR low before RCLK↑	5V ± 0.5V	5	5	ns	
t <sub>W</sub>	Pulse duration	RCLK or SRCLK high or low	5V ± 0.5V	5	5.5	ns	
t <sub>W</sub>	Pulse duration	SRCLR low	5V ± 0.5V	5	5.5	ns	



# **5.7 Switching Characteristics**

over operating free-air temperature range(unless otherwise noted). See Parameter Measurement Information

DADAMETED	FROM (INPUT)	то	LOAD CAPACITANCE	.,	T <sub>A</sub> = 25°C			-40°C to 125°C			UNIT
PARAMETER		(OUTPUT)		V <sub>CC</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNII
F <sub>MAX</sub>	-	-	C <sub>L</sub> = 15pF	5V ± 0.5V	135	175		115			MHz
t <sub>PZL</sub>	ŌĒ	Q	C <sub>L</sub> = 15pF	5V ± 0.5V		5.4	8.6			12	ns
t <sub>PZH</sub>	ŌĒ	Q	C <sub>L</sub> = 15pF	5V ± 0.5V		4.3	8.6			12	ns
t <sub>PLZ</sub>	ŌĒ	Q	C <sub>L</sub> = 15pF	5V ± 0.5V		3.8	8	1		10.5	ns
t <sub>PHZ</sub>	ŌĒ	Q	C <sub>L</sub> = 15pF	5V ± 0.5V		3.8	8	1		10.5	ns
t <sub>PLH</sub>	RCLK	QA-QH	C <sub>L</sub> = 15pF	5V ± 0.5V		4.3	7.4	1		9.5	ns
t <sub>PHL</sub>	RCLK	QA-QH	C <sub>L</sub> = 15pF	5V ± 0.5V		4.3	7.4	1		9.5	ns
t <sub>PLH</sub>	SRCLK	QH'	C <sub>L</sub> = 15pF	5V ± 0.5V		4.5	8.2	1		10.4	ns
t <sub>PHL</sub>	SRCLK	QH'	C <sub>L</sub> = 15pF	5V ± 0.5V		4.5	8.2	1		10.4	ns
t <sub>PHL</sub>	SRCLR	QH'	C <sub>L</sub> = 15pF	5V ± 0.5V		4.5	8	1		10.1	ns
F <sub>MAX</sub>	-	-	C <sub>L</sub> = 50pF	5V ± 0.5V	120	140		95			MHz
t <sub>PZL</sub>	ŌĒ	Q	C <sub>L</sub> = 50pF	5V ± 0.5V		6.8	10.6			14.4	ns
t <sub>PZH</sub>	ŌĒ	Q	C <sub>L</sub> = 50pF	5V ± 0.5V		5.7	10.6			14.4	ns
t <sub>PLZ</sub>	ŌĒ	Q	C <sub>L</sub> = 50pF	5V ± 0.5V		3.4	10.3			13.2	ns
t <sub>PHZ</sub>	ŌĒ	Q	C <sub>L</sub> = 50pF	5V ± 0.5V		3.5	10.3			13.2	ns
t <sub>PLH</sub>	RCLK	QA-QH	C <sub>L</sub> = 50pF	5V ± 0.5V		5.6	9.4	1		11.5	ns
t <sub>PHL</sub>	RCLK	QA-QH	C <sub>L</sub> = 50pF	5V ± 0.5V		5.6	9.4	1		11.5	ns
t <sub>PLH</sub>	SRCLK	QH'	C <sub>L</sub> = 50pF	5V ± 0.5V		6.4	10.2	1		12.4	ns
t <sub>PHL</sub>	SRCLK	QH'	C <sub>L</sub> = 50pF	5V ± 0.5V		6.4	10.2	1		12.4	ns
t <sub>PHL</sub>	SRCLR	QH'	C <sub>L</sub> = 50pF	5V ± 0.5V		6.4	10	1	1	12.1	ns

# **5.8 Noise Characteristics**


 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.2	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>	-0.9	-0.2		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	4.4	4.7		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V



# **5.9 Typical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)







Figure 5-2. Output Voltage vs Current in LOW State; 5V Supply



### **6 Parameter Measurement Information**



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms




# 7 Detailed Description

#### 7.1 Overview

The SNx4AHCT595 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for the shift and storage registers. The shift register has a direct overriding clear ( $\overline{SRCLR}$ ) input, serial (SER) input, and serial outputs for cascading. When the output-enable ( $\overline{OE}$ ) input is high, the outputs are in the high-impedance state. Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, then the shift register always is one clock pulse ahead of the storage register.

### 7.2 Functional Block Diagram



Pin numbers shown are for the PW and BQB packages.

# 7.3 Feature Description



# 7.4 Device Functional Modes

**Table 7-1. Function Table** 

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	ŌĒ	FUNCTION
Х	Х	Х	Х	Н	Outputs Q <sub>A</sub> – Q <sub>H</sub> are disabled.
X	X	Х	Х	L	Outputs Q <sub>A</sub> – Q <sub>H</sub> are enabled.
X	X	L	X	Х	Shift register is cleared.
L	1	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	Х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	Х	Х	<b>↑</b>	Х	Shift-register data is stored in the storage register.



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The SNx4AHCT595 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of  $0.8V\ V_{IL}$  and  $2V\ V_{IH}$ . This feature makes it an excellent choice for translating up from  $3.3V\ to\ 5V$ . Figure 8-1 shows this type of translation.

## 8.2 Typical Application




Figure 8-1. Specific Application Schematic

#### 8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.


#### 8.2.2 Detailed Design Procedure

- Recommended input conditions
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5V at any valid  $V_{CC}$



- Recommend output conditions
  - Load currents should not exceed 25mA per output and 50mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>

### 8.2.3 Application Curves



## 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply,  $0.1\mu F$  is recommended; if there are multiple  $V_{CC}$  pins, then  $0.01\mu F$  or  $0.022\mu F$  is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A  $0.1\mu F$  and a  $1\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 8-3 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.



# 8.4.2 Layout Example




Figure 8-3. Layout Diagram



# 9 Device and Documentation Support

# 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision P (April 2024) to Revision Q (August 2024)

Page

#### Changes from Revision O (March 2024) to Revision P (April 2024)

Page

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

www.ti.com

24-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74AHCT595BQBR	Active	Production	WQFN (BQB)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHT595
SN74AHCT595BQBR.A	Active	Production	WQFN (BQB)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHT595
SN74AHCT595D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 125	AHCT595
SN74AHCT595DBR	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB595
SN74AHCT595DBR.A	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB595
SN74AHCT595DBR.B	Active	Production	SSOP (DB)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB595
SN74AHCT595DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT595
SN74AHCT595DR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT595
SN74AHCT595N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHCT595N
SN74AHCT595N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHCT595N
SN74AHCT595NE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHCT595N
SN74AHCT595PW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 125	HB595
SN74AHCT595PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HB595
SN74AHCT595PWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB595
SN74AHCT595PWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB595
SN74AHCT595PWRG3	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	HB595
SN74AHCT595PWRG3.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	HB595

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 24-Jul-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHCT595:

Automotive: SN74AHCT595-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT595BQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74AHCT595DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHCT595DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT595DR	SOIC	D	16	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
SN74AHCT595DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT595PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT595PWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 24-Jul-2025




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AHCT595BQBR	WQFN	BQB	16	3000	210.0	185.0	35.0	
SN74AHCT595DBR	SSOP	DB	16	2000	353.0	353.0	32.0	
SN74AHCT595DR	SOIC	D	16	2500	353.0	353.0	32.0	
SN74AHCT595DR	SOIC	D	16	2500	340.5	336.1	32.0	
SN74AHCT595DR	SOIC	D	16	2500	353.0	353.0	32.0	
SN74AHCT595PWR	TSSOP	PW	16	2000	353.0	353.0	32.0	
SN74AHCT595PWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AHCT595N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHCT595N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHCT595N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHCT595N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHCT595NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHCT595NE4	N	PDIP	16	25	506	13.97	11230	4.32

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated