

SNx4AHCT374 Octal Edge-Triggered D-Type Flip-Flops with 3-State Outputs

1 Features

- Operating range 4.5V to 5.5V V_{CC}
- **TTL-Compatible inputs**
- Low delay, 10.5ns (5V V_{CC} at C_L = 15pF)
- Supports 75MHz
- Latch-up performance exceeds 250mA per JESD 17
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

2 Applications

- Parallel data synchronization
- Parallel data storage
- Shift register
- Pattern generators

3 Description

The SNx4AHCT374 contains eight D-type flip-flops. All channels share a rising edge triggered clock (CLK) input and active low output enable (OE) input. This device has a flow-through pinout which allows for easier bus routing.

	Device In	formation		
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾	
	J (CDIP, 20)	24.2mm x 7.62mm	24.2mm x 6.92mm	
SN54AHCT374	W (CFP, 20)	13.09mm x 8.13mm	13.09mm x 6.92mm	
	Device Image: Package (1) PA J (CDIP, 20) 24 W (CFP, 20) 13 FK (LCCC, 20) 8.8 PW (TSSOP, 20) 6.4 DW (SOIC, 20) 12 DB (SSOP, 20) 7.7 N (PDIP, 20) 24 DGS (VSSOP, 20) 5. RKS (VQFN, 20) 4.4	8.89mm × 8.89mm	8.89mm × 8.89mm	
	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm x 4.4mm	
	DW (SOIC, 20)	12.80mm × 10.3mm	12.8mm x 7.5mm	
SN74AHCT374	DB (SSOP, 20)	7.2mm × 7.8mm	7.50mm x 5.3mm	
	N (PDIP, 20)	24.33mm x 9.4mm	25.4mm x 6.35mm	
	DGS (VSSOP, 20)	5.1mm × 4.9mm	5.1mm × 3.0mm	
	RKS (VQFN, 20)	4.5mm × 2.5mm	4.5mm × 2.5mm	

- For more information, see Mechanical, Packaging, and (1) Orderable Information.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Functional Block Diagram



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Pin Configuration and Functions
5 Specifications
5.1 Absolute Maximum Ratings5
5.2 ESD Ratings5
5.3 Recommended Operating Conditions5
5.4 Thermal Information5
5.5 Electrical Characteristics6
5.6 Timing Requirements6
5.7 Switching Characteristics6
5.8 Noise Characteristics7
5.9 Operating Characteristics7
5.10 Typical Characteristics8
6 Parameter Measurement Information9
7 Detailed Description10
7.1 Overview10

7.2 Functional Block Diagram	10
7.3 Feature Description.	. 11
7.4 Device Functional Modes	12
8 Application and Implementation	. 13
8.1 Application Information	. 13
8.2 Typical Application	. 13
8.3 Power Supply Recommendations	17
8.4 Layout	. 17
9 Device and Documentation Support	19
9.1 Documentation Support	. 19
9.2 Receiving Notification of Documentation Updates	19
9.3 Support Resources	. 19
9.4 Trademarks	19
9.5 Electrostatic Discharge Caution	19
9.6 Glossary	19
10 Revision History	. 19
11 Mechanical, Packaging, and Orderable	
Information	. 21



4 Pin Configuration and Functions



		0	ą	Ö	$^{\circ}$	80 80	
	0	3	2	ப 1	20	19	
2D	∷:4					18∷	8D
2Q	∷:5					17∷	7D
3Q	∷:6					16∷	7Q
3D	∷7					15∷	6Q
4D	∷: 8					14∷	6D
		9	10	11 П	12	13	
		4Q	GND	CLK	5Q	5D	

Figure 4-2. SN54AHCT374 FK Package (Top View)

Figure 4-1. SN54AHCT374 J , W Package (Top

View)

PIN		туре(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
ŌE	1	I	Output enable, active low
1Q	2	0	Output for channel 1
1D	3	Ι	Input for channel 1
2D	4	I	Input for channel 2
2Q	5	0	Output for channel 2
3Q	6	0	Output for channel 3
3D	7	I	Input for channel 3
4D	8	I	Input for channel 4
4Q	9	0	Output for channel 4
GND	10	G	Ground
CLK	11	Ι	Clock input
5Q	12	0	Output for channel 5
5D	13	I	Input for channel 5
6D	14	I	Input for channel 6
6Q	15	0	Output for channel 6
7Q	16	0	Output for channel 7
7D	17	Ι	Input for channel 7
8D	18	I	Input for channel 8
8Q	19	0	Output for channel 8
V _{CC}	20	Р	Postive supply

Pin Functions

(1) Signal Types: I = Input, O = Output, G = Ground, P = Power.





Figure 4-3. SN74AHCT374 RKS Package (Top View)

Figure 4-4. SN74AHCT374 PW , DW , N , DB , DGS Package (Top View)

PIN			
NAME	NO.		DESCRIPTION
ŌĒ	1	I	Output enable, active low
1Q	2	0	Output for channel 1
1D	3	I	Input for channel 1
2D	4	I	Input for channel 2
2Q	5	0	Output for channel 2
3Q	6	0	Output for channel 3
3D	7	I	Input for channel 3
4D	8	I	Input for channel 4
4Q	9	0	Output for channel 4
CLK	10	G	Clock input
LE	11	I	Latch enable
5Q	12	0	Output for channel 5
5D	13	I	Input for channel 5
6D	14	I	Input for channel 6
6Q	15	0	Output for channel 6
7Q	16	0	Output for channel 7
7D	17	I	Input for channel 7
8D	18	I	Input for channel 8
8Q	19	0	Output for channel 8
V _{CC}	20	Р	Postive supply
Therma	al Pad ⁽²⁾		The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

Pin Functions

(1) Signal Types: I = Input, O = Output, G = Ground, P = Power.

(2) RKS package only.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ²			7	V
Vo	Output voltage ²		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V ₁ < 0)		-20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V _{C0}		±75	mA	
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
		Human-Body Model (A114-A) ⁽¹⁾	±2000	
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V	
		Machine Model (A115-A)	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			SN54AHC	SN54AHCT374		SN74AHCT374		
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	V _{CC} = 2 V	2		2		V	
VIL	Low-level input voltage	V _{CC} = 2 V		0.8		0.8	V	
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V	
I _{OH}	High-level output current	V _{CC} = 2 V		-8		-8	mA	
I _{OL}	Low-level output current	V _{CC} = 2 V		8		8	mA	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 2.3 V to 2.7 V		20		20	ns/V	
T _A	Operating free-air temperature		-55	125	-40	85	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating* CMOS Inputs, SCBA004.

5.4 Thermal Information

PACKAGE	DING	THERMAL METRIC ⁽¹⁾						
	FING	R _{θJA}	R _{0JC(top)}	R _{0JB}	Ψ_{JT}	Ψ _{JB}	R _{0JC(bot)}	UNIT
DGS (VSSOP)	20	131.6	69.5	86.7	10.9	85.9	N/A	°C/W
PW (TSSOP)	20	116.8	-				N/A	°C/W

Copyright © 2025 Texas Instruments Incorporated

SN54AHCT374, SN74AHCT374 SCLS2410 – OCTOBER 1995 – REVISED JULY 2025



PACKAGE	PINS	THERMAL METRIC ⁽¹⁾						
		R _{θJA}	R _{0JC(top)}	R _{θJB}	Ψ _{JT}	Ψ _{JB}	R _{0JC(bot)}	
RKS (VQFN)	20	90.4	92.2	63.4	29	63.5	41.3	°C/W
DW (SOIC)	20	58	-	-	-	-	N/A	°C/W
DB (SSOP)	20	70	-	-	-	-	N/A	°C/W
N (PDIP)	20	69	-	-	-	-	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	V	T _A = 25°C			SN54AHCT374		SN74AHCT374			
PARAMETER	TEST CONDITIONS	¥cc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	I _{OH} = -50 μA	451/	4.4	4.5		4.4		4.4		V	
⊻он	I _{OH} = –8 mA	4.5 V	3.94			3.8		3.8		v	
V _{OL}	I _{OL} = 50 μA	4 5 V			0.1		0.1		0.1	V	
	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	v	
l _l	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μΑ	
I _{oz}	$V_{O} = V_{CC}$ or GND, $V_{I} = V_{IH}$ or V_{IL}	5.5 V			±0.25		± 2.5		± 2.5	μA	
I _{CC}	$V_I = V_{CC}$ or GND , $I_O = 0$	5.5 V			4		40		40	μΑ	
∆l _{CaC} †	One input at 3.4 V,Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.5	mA	
Ci	V _I = V _{CC} or GND	5 V		4	10				10	pF	
Co	$V_{O} = V_{CC}$ or GND	5 V		9						pF	

5.6 Timing Requirements

over recommended operating free-air temperature range, , $V_{CC} = 5V \pm 0.5 V$ (unless otherwise noted) (see Parameter Measurement Information)

	DADAMETED	T _A = 25°C		SN54AHC	Т373	SN74AHC		
	FARAIMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _w	Pulse duration, CLK high or low	6.5		6.5		6.5		ns
t _{su}	Setup time, data before CLK↑	2.5		2.5		2.5		ns
t _h	Hold time, data after CLK↑	2.5		2.5		2.5		ns

5.7 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5V ± 0.5 V (unless otherwise noted)(see Parameter Measurement Information)

DADAMETED	FROM	то	LOAD	T _A = 25°C			SN54AHCT374		SN74AHCT374		LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f			C _L = 15 pF	90 ¹	140 ¹		80 ¹		80		
Imax			C _L = 50 pF	85	130		75		75		
t _{PLH}	01.17	0	C = 15 pE		5.6 ¹	9.4 ¹	1 ¹	10.5 ¹	1	10.5	
t _{PHL}		Q	CL = 15 pr		5.6 ¹	9.4 ¹	1 ¹	10.5 ¹	1	10.5	
t _{PZH}		0	C = 15 pE		6.5 ¹	10.2 ¹	1 ¹	11.5 ¹	1	11.5	115
t _{PZL}	UE	Q	CL = 15 pr		6.5 ¹	10.2 ¹	1 ¹	11.5 ¹	1	11.5	

Copyright © 2025 Texas Instruments Incorporated



over recommended operating free-air temperature range, V_{CC} = 5V ± 0.5 V (unless otherwise noted)(see Parameter Measurement Information)

	FROM	TO (OUTPUT)	LOAD CAPACITANCE	т	T _A = 25°C			T374	SN74AH		
PARAMETER	(INPUT)			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PHZ}		0	C = 15 pE		6.2 ¹	10.2 ¹	1 ¹	11 ¹	1	11	
t _{PLZ}		Q	0L = 15 pi		6.2 ¹	10.2	1 ¹	11 ¹	1	11	
t _{PLH}	CLK	0	C = 50 pE		6.4	10.4	1	11.5	1	11.5	
t _{PHL}			0L = 30 pi		6.4	10.4	1	11.5	1	11.5	
t _{PZH}	<u> </u>	0	C = 50 pc		7.3	11.2	1	12.5	1	12.5	ns
t _{PZL}		Q	C _L = 50 pF		7.3	11.2	1	12.5	1	12.5	
t _{PHZ}	<u> </u>	0	C = 50 pc		7	11.2	1	12	1	12	
t _{PLZ}		Q	0 _L – 50 pr		7	11.2	1	12	1	12	
t _{sk(o)}			C _L = 50 pF			1 ²					

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

5.8 Noise Characteristics

 V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C ⁽¹⁾

	DADAMETED	SNx	4AHCT37	4	
	FARAWETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	1.2	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	-1.2	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	3.8			V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

(1) Characteristics are for surface-mount packages only.

5.9 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz	27	pF



5.10 Typical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise noted)



Copyright © 2025 Texas Instruments Incorporated



6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, Z_O = 50 Ω , t_t < 3ns .

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C_L includes probe and test-fixture capacitance.





Figure 6-3. Voltage Waveforms, Setup and Hold Times







(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 6-4. Voltage Waveforms Propagation Delays







Figure 6-6. Voltage Waveforms, Input and Output Transition Times



7 Detailed Description

7.1 Overview

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the SNx4AHCT374 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

An output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10k\Omega$ resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

7.3.2 TTL-Compatible CMOS Inputs

This device includes TTL-compatible CMOS inputs. These inputs are specifically designed to interface with TTL logic devices by having a reduced input voltage threshold.

TTL-compatible CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ($R = V \div I$).

TTL-compatible CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave TTL-compatible CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a $10k\Omega$ resistor is recommended and typically will meet all requirements.



7.3.3 Clamp Diode Structure

As Figure 7-1 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

CAUTION Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.





7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SNx4AHCT374 devices.

Tubic									
	INPUTS ⁽¹⁾								
ŌE	CLK	D	Q ⁽²⁾						
L	1	Н	Н						
L	1	L	L						
L	L	X	Q ₀ ⁽³⁾						
Н	Х	Х	Z						

Table 7-1. Function Table (Each Flip-Flop)

 L = input low, H = input high, ↑ = input transitioning from low to high, ↓ = input transitioning from high to low, X = don't care

(2) L = output low, H = output high, Q₀ = previous state, Z = high impedance

(3) At startup, Q₀ is unknown



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SNx4AHCT374 device is a high drive CMOS device that can be used for a multitude of bus-interface type applications where the data needs to be retained or latched. It can produce 24mA of drive current at 3.3V making it ideal for driving multiple outputs and also good for high-speed applications up to 100Mhz. The inputs are 5.5V tolerant allowing it to translate down to V_{CC} .

8.2 Typical Application



Figure 8-1. Typical Application Schematic



8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SNx4AHCT374 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SNx4AHCT374 plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SNx4AHCT374 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SNx4AHCT374 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in the CMOS Power Consumption and Cpd Calculation application note.

Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.



8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SNx4AHCT374 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10k Ω resistor value is often used due to these factors.

The SNx4AHCT374 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Electrical Characteristics* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.



8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Verify that the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
 optimize performance. This can be accomplished by providing short, appropriately sized traces from the
 SNx4AHCT374 to one or more of the receiving devices.
- Verify that the resistive load at the output is larger than (V_{CC} / I_{O(max)})Ω. Doing this prevents the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the *CMOS Power Consumption and Cpd Calculation* application note.

8.2.3 Application Curve



Figure 8-2. Simplified Functional Diagram Showing Clock Operation



8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance.

A 0.1μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1μ F and 1μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

- Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
 - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - Parallel traces must be separated by at least 3x dielectric thickness
 - For traces longer than 12cm
 - Use impedance controlled traces
 - Source-terminate using a series damping resistor near the output
 - Avoid branches; buffer each signal that must branch separately

8.4.2 Layout Example



Figure 8-3. Example Trace Corners for Improved Signal Integrity









Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages



Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages



Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, Designing With Logic application note
- Texas Instruments, *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	Changes from Revision N (August 2024) to Revision O (July 2025) F							
•	Added RKS and DGS packages	5						

CI	Changes from Revision M (April 2023) to Revision N (August 2024) Page							
•	Added package size to Device information table	2						
•	Updated RθJA values: PW = 83 to 116.8, all values in °C/W	5						



Changes from Revision L (July 2003) to Revision M (April 2023)

Page



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
5962-9686501Q2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9686501Q2A SNJ54AHCT 374FK
5962-9686501QRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686501QR A SNJ54AHCT374J
5962-9686501QSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686501QS A SNJ54AHCT374W
SN74AHCT374DBR	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB374
SN74AHCT374DBR.A	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB374
SN74AHCT374DBR.B	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB374
SN74AHCT374DGSR	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB374
SN74AHCT374DW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 85	AHCT374
SN74AHCT374DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT374
SN74AHCT374DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT374
SN74AHCT374N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74AHCT374N
SN74AHCT374N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74AHCT374N
SN74AHCT374PW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	HB374
SN74AHCT374PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB374
SN74AHCT374PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB374
SN74AHCT374RKSR	Active	Production	VQFN (RKS) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT374
SNJ54AHCT374FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9686501Q2A SNJ54AHCT 374FK
SNJ54AHCT374FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9686501Q2A SNJ54AHCT 374FK



15-Aug-2025

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SNJ54AHCT374J	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686501QR A SNJ54AHCT374J
SNJ54AHCT374J.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686501QR A SNJ54AHCT374J
SNJ54AHCT374W	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686501QS A SNJ54AHCT374W
SNJ54AHCT374W.A	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686501QS A SNJ54AHCT374W

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT374, SN74AHCT374 :

- Catalog : SN74AHCT374
- Automotive : SN74AHCT374-Q1, SN74AHCT374-Q1
- Military : SN54AHCT374
- NOTE: Qualified Version Definitions:
 - Catalog TI's standard catalog product
 - Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
 - Military QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT374DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT374DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74AHCT374DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT374PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT374RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT374DBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74AHCT374DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74AHCT374DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHCT374PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHCT374RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0

TEXAS INSTRUMENTS

www.ti.com

16-Aug-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9686501Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9686501QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHCT374N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AHCT374N.A	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHCT374FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHCT374FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHCT374W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54AHCT374W.A	W	CFP	20	25	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGS0020A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.



DGS0020A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



DGS0020A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



RKS 20

2.5 x 4.5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RKS0020A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RKS0020A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



RKS0020A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated