







SN74AHCT164 SCAS980 - MARCH 2024

SN74AHCT164 8-Bit Parallel-Out Serial Shift Register

1 Features

- Operating range 4.5V to 5.5V V_{CC}
- TTL-Compatible inputs
- Low delay, 14ns max ($V_{CC} = 5V$, $C_L = 50pF$)
- Latch-up performance exceeds 250mA per JESD 17

2 Applications

- Increase the number of outputs on a microcontroller
- Store up to 8 bits of data temporarily


3 Description

The SN74AHCT164 is an 8-bit shift register with ANDgated serial inputs and an asynchronous clear (CLR) input. Outputs are directly connected to the internal shift register, resulting in immediate output changes as values are shifted into the register. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum set-up time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM) ⁽³⁾		
SN74AHCT164	BQA (WQFN, 14)	3mm × 2.5mm	3mm × 2.5mm		
3N/4AHC1 104	PW (TSSOP, 14)	5mm × 6.4mm	5mm × 4.4mm		

- (1)For more information, see Section 11.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



Table of Contents

1 Features	1	7.4 Device Functional Modes	9
2 Applications	1	8 Application and Implementation	10
3 Description	1	8.1 Application Information	10
4 Pin Configuration and Functions	3	8.2 Typical Application	
5 Specifications	4	8.3 Design Requirements	10
5.1 Absolute Maximum Ratings		8.4 Detailed Design Procedure	12
5.2 ESD Ratings		8.5 Application Curve	12
5.3 Recommended Operating Conditions	4	8.6 Power Supply Recommendations	12
5.4 Thermal Information	4	8.7 Layout	13
5.5 Electrical Characteristics	5	9 Device and Documentation Support	14
5.6 Timing Characteristics	5	9.1 Documentation Support	14
5.7 Switching Characteristics		9.2 Receiving Notification of Documentation Updates.	14
5.8 Noise Characteristics	6	9.3 Support Resources	14
5.9 Typical Characteristics	6	9.4 Trademarks	14
6 Parameter Measurement Information	7	9.5 Electrostatic Discharge Caution	14
7 Detailed Description	8	9.6 Glossary	14
7.1 Overview	8	10 Revision History	14
7.2 Functional Block Diagram	8	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	14

4 Pin Configuration and Functions




Figure 4-1. PW Package, 14-Pin TSSOP (Top View)




Figure 4-2. BQA Package 14-Pin WQFN (Top View)

Table 5-1. Pin Functions

F	PIN	TYPE(1)	DESCRIPTION						
NAME	NO.	1 TPE\"	DESCRIPTION						
А	1	I	Gated serial input A						
В	2	ı	Gated serial input B						
Q _A	3	0	Parallel output A						
Q _B	4	0	Parallel output B						
Q _C	5	0	Parallel output C						
Q_D	6	0	Parallel output D						
GND	7	G	Ground						
CLK	8	I	Clock input, rising edge triggered						
CLR	9	I	Asynchronous register clear input, active low						
Q _E	10	0	Parallel output E						
Q _F	11	0	Parallel output F						
Q_G	12	0	Parallel output G						
Q _H	13	0	Parallel output H						
V _{CC} 14 P		Р	Positive supply						
Thermal pad ⁽²⁾		_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.						

- (1) Signal Types: I = Input, O = Output, P = Power, G = Ground.
- (2) BQA package only.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any outp	oltage range applied to any output in the high-impedance or power-off state ⁽²⁾			
Vo	Output voltage range ⁽²⁾	Output voltage range ⁽²⁾		V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < -0.5V		-20	mA
I _{OK}	Output clamp current	V_{O} < -0.5V or V_{O} > V_{CC} + 0.5V		±20	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±25	mA
	Continuous output current through	Continuous output current through V _{CC} or GND			
TJ	Junction temperature	Junction temperature		150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	v

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 5V	2		V
V _{IL}	Low-Level input voltage	V _{CC} = 5V		0.8	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage		0	V _{CC}	V
I _{OH}	High-level output current	$V_{CC} = 5V \pm 0.5V$		-8	mA
I _{OL}	Low-level output current	$V_{CC} = 5V \pm 0.5V$		8	mA
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 5V \pm 0.5V$		20	ns/V
T _A	Operating free-air temperature		-40	125	°C

5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	BQA (WQFN)	PW (TSSOP)	UNIT
	THERMAL METRIC	14 PINS	14 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.4	138.6	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	96.4	67.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.8	94.8	°C/W

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.4 Thermal Information (continued)

	THERMAL METRIC(1)	BQA (WQFN)	PW (TSSOP)	UNIT
	THERMAL METRIC	14 PINS	14 PINS	UNII
Ψ_{JT}	Junction-to-top characterization parameter	12.5	10.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	62.5	93.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	39.7	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A	= 25°C		-40°C	to 125°0	3	UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	TYP	MAX	UNII
V _{OH}	I _{OH} = -50μA	4.5V	4.4	4.5		4.4			V
VOH	I _{OH} = -8mA	4.5V	3.94			3.8			V
V	I _{OL} = 50μA	4.5V			0.1			0.1	V
V _{OL}	I _{OL} = 8mA	4.5V			0.36			0.44	V
I ₁	$V_I = 5.5V$ or GND and $V_{CC} = 0V$ to $5.5V$	0V to 5.5V			±0.1			±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$, and $V_{CC} = 5.5V$	5.5V			4			40	μΑ
ΔI _{CC}	One input at 3.4V, Other inputs at V _{CC} or GND	5V			1.35			1.5	mA
Cı	V _I = V _{CC} or GND	5V		4	10			10	pF
Co	V _O = V _{CC} or GND	5V		5					pF
C _{PD}	No load, F = 1MHz	5V		106					pF

5.6 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V _{cc}	T _A = 25°C	-40°C to 125°C	UNIT
PARAMETER	DESCRIPTION	CONDITION		MIN MAX	MIN MAX	
t _H	Hold time	Data after CLK↑	5V ± 0.5V	0	0	ns
t _{SU}	Setup time	CLR inactive	5V ± 0.5V	2.5	2.5	ns
t _{SU}	Setup time	Data before CLK↑	5V ± 0.5V	4.5	4.5	ns
t _W	Pulse duration	CLK high or low	5V ± 0.5V	5	5	ns
t _W	Pulse duration	CLR low	5V ± 0.5V	5	5	ns

5.7 Switching Characteristics

over operating free-air temperature range(unless otherwise noted). See Parameter Measurement Information

PARAMETER	FTER FROM TO LOAD	V	T _A = 25°C			-40°C to 125°C			UNIT		
PARAMETER	(INPUT)	r) (OUTPUT)	CAPACITANCE	V _{CC}	MIN	TYP	MAX	MIN	TYP	MAX	UNII
F _{MAX}	-	-	C _L = 15pF	5V ± 0.5V	135	175		115			MHz
t _{PLH}	CLK	Q	C _L = 15pF	5V ± 0.5V		3.4	9	1		11.5	ns
t _{PHL}	CLK	Q	C _L = 15pF	5V ± 0.5V		3.4	9	1		11.5	ns
t _{PHL}	CLR	Q	C _L = 15pF	5V ± 0.5V		3.5	8.6	1		11	ns
F _{MAX}	-	-	C _L = 50pF	5V ± 0.5V	120	140		95			MHz
t _{PLH}	CLK	Q	C _L = 50pF	5V ± 0.5V		4.9	11	1		14	ns



5.7 Switching Characteristics (continued)

over operating free-air temperature range(unless otherwise noted). See Parameter Measurement Information

PARAMETER	FROM	то	LOAD	V _{cc}	T	= 25°C	;	-40°(C to 12	5°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	▼cc	MIN	TYP	MAX	MIN	TYP	MAX	ONII
t _{PHL}	CLK	Q	C _L = 50pF	5V ± 0.5V		4.9	11	1		14	ns
t _{PHL}	CLR	Q	C _L = 50pF	5V ± 0.5V		5	10.6	1		13.5	ns

5.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_{L} = 50 \text{ pF}, T_{A} = 25^{\circ}\text{C}$

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.2	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.9	-0.2		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.4	4.7		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

5.9 Typical Characteristics

T_A = 25°C (unless otherwise noted)




Figure 5-1. Supply Current Across Supply Voltage




Figure 5-2. Output Voltage vs Current in HIGH State; 5V Supply





Figure 5-3. Output Voltage vs Current in LOW State; 5V Supply

6 Parameter Measurement Information


Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, $Z_O = 50\Omega$, $t_t < 2.5$ ns.

The outputs are measured individually with one input transition per measurement.



(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\text{pd}}.$

Figure 6-2. Voltage Waveforms Propagation Delays



(1) The greater between t_r and t_f is the same as t_t .

Figure 6-3. Voltage Waveforms, Input and Output Transition Times



7 Detailed Description

7.1 Overview

The SN74AHCT164 is an 8-bit shift register with 2 serial inputs (A and B) connected through an AND gate, as well as an asynchronous clear (CLR). The device requires a high signal on both A and B to set the input data line high; a low signal on either input will set the input data line low. Data at A and B can be changed while CLK is high or low, provided that the minimum set-up time requirements are met.

The CLK pin of the SN74AHCT164 is rising-edge triggered, activating on the transition from LOW to HIGH. Upon a positive-edge trigger, the device will store the result of the (A \bullet B) input data line in the first register and propagate each register's data to the next register. The data of the last register, Q_H, will be discarded at each clock trigger. If a low signal is applied to the $\overline{\text{CLR}}$ pin, then the SN74AHCT164 will set all registers to a logical low value immediately.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic) for SN74AHCT164

7.3 Feature Description

7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important to limit the output power of the device to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

7.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

7.3.3 TTL-Compatible CMOS Inputs

This device includes TTL-compatible CMOS inputs. These inputs are specifically designed to interface with TTL logic devices by having a reduced input voltage threshold.

TTL-compatible CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the



maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

TTL-compatible CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave TTL-compatible CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a $10k\Omega$ resistor is recommended and will typically meet all requirements.

7.3.4 Clamp Diode Structure

As Figure 7-2 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-2. Electrical Placement of Clamping Diodes for Each Input and Output

7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SN74AHCT164.

Table 7-1.1 direction Table								
	INPL	JTS ⁽¹⁾		FUNCTION				
Α	В	CLR	CLK	FUNCTION				
Х	Х	L	Х	Shift register is cleared.				
L	Х	Н	1	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.				
Х	L	Н	1	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.				
Н	Н	Н	1	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.				

Table 7-1. Function Table

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, the SN74AHCT164 is used to control seven-segment displays. Unlike other I/O expanders, the SN74AHCT164 does not need a communication interface for control. It can easily operate with simple GPIO pins. Additional control is provided with two serial inputs that feed into an AND gate.

At power-up, the initial state of the shift registers is unknown. To give them a defined state, the shift register needs to be cleared. An RC can be connected to the CLR pin as shown in Figure 8-1 to initialize the shift register to all zeros.

8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

8.3 Design Requirements

8.3.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the Recommended Operating Conditions. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHCT164 plus the maximum static supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through V_{CC} listed in the Absolute Maximum Ratings is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHCT164 plus the maximum supply current, I_{CC}, listed in the Electrical Characteristics, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground

connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74AHCT164 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74AHCT164 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.3.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHCT164 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A $10k\Omega$ resistor value is often used due to these factors.

The SN74AHCT164 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

8.3.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.



8.4 Detailed Design Procedure

- 1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the Layout section.
- 2. Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74AHCT164 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)})\Omega$. Doing this will prevent the maximum output current from the Absolute Maximum Ratings from being violated. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

8.5 Application Curve




Figure 8-2. Application Timing Diagram

8.6 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Recommended Operating Conditions. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



8.7 Layout

8.7.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

8.7.2 Layout Example




Figure 8-3. Example Layout for the SN74AHCT164



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation
- Texas Instruments, Implications of Slow or Floating CMOS Inputs
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices
- Texas Instruments, Understanding Schmitt Triggers

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

DATE	REVISION	NOTES				
March 2024	*	Initial Release				

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AHCT164BQAR	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHT164
SN74AHCT164BQAR.A	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHT164
SN74AHCT164PWR	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	AHT164
SN74AHCT164PWR.A	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHT164

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHCT164:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

• Automotive : SN74AHCT164-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT164BQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
SN74AHCT164PWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT164BQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
SN74AHCT164PWR	TSSOP	PW	14	3000	353.0	353.0	32.0

2.5 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated