SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

•	Members of the Texas Instruments <i>Widebus</i> ™ Family <i>EPIC</i> ™ (Enhanced-Performance Implanted CMOS) Process	SN54AHCT16374 WD PACKAGE SN74AHCT16374 DGG, DGV, OR DL PACKAGE (TOP VIEW) $1\overline{OE}$ $\begin{bmatrix} 1 & 48 \\ 1 & 48 \end{bmatrix}$ 1CLK
•	Inputs Are TTL-Voltage Compatible	
•	Distributed V _{CC} and GND Pins Minimize High-Speed Switching Noise	1Q2 3 46 1D2 GND 4 45 GND
•	Flow-Through Architecture Optimizes PCB Layout	1Q3 5 44 1D3 1Q4 6 43 1D4
٠	Latch-Up Performance Exceeds 250 mA Per JESD 17	V _{CC} 7 42 V _{CC} 1Q5 8 41 1D5 1Q6 9 40 1D6
٠	ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)	1Q6 9 40 1D6 GND 10 39 GND 1Q7 11 38 1D7 1Q8 12 37 1D8
٠	Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very	2Q1
	Small-Outline (DGC), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings	GND 15 34 GND 2Q3 16 33 2D3 2Q4 17 32 2D4 V _{CC} 18 31 V _{CC}
desc	ription	2Q5 19 30 2D5 2Q6 20 29 2D6
	The 'AHCT16374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.	GND 21 28 GND 2Q7 22 27 2D7 2Q8 23 26 2D8 2OE 24 25 2CLK

outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHCT16374 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AHCT16374 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000


	FUNCTIO (each 8-b		
	INPUTS		OUTPUT
OE	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Х	Q ₀
Н	Х	Х	z

logic symbol[†]

			_		
1 <mark>0E</mark>	1	1EN			
1CLK	48	> C1			
2 <mark>0E</mark>	24	2EN			
2CLK	25	> C2			
ZULK		Ľ "			
1D1	47	1D 1	∠	2	Q1
1D2	46			3	Q2
1D3	44			5	Q3
1D4	43		-	6	Q4
1D5	41	-	-	8	Q5
1D6	40		-	9	Q6
1D7	38		-	11	Q7
1D8	37			12	Q8
2D1	36	2D 2	▽	13	Q1
2D2	35		<u> </u>	14	Q2
2D3	33			16	Q3
2D4	32			17	Q4
2D4	30			19	Q5
2D5	29		_	20	Q6
2D0	27		_	22	Q7
2D7 2D8	26	<u> </u>		23	Q8
200				2	QU

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

	V nA nA nA M VW VW VW
Storage temperature range, T _{stg} 65°C to 150°	°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		SN54AHC	T16374	SN74AHC	T16374	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	N	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current	200	-8		-8	mA
IOL	Low-level output current	0	8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	9	20		20	ns/V
ТА	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Τį	Δ = 25°C	;	SN54AHC	T16374	SN74AHC	T16374	UNIT	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
Varia	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V	
VOH	I _{OH} = –8 mA	4.5 V	3.94			3.8		3.8		v	
VOL	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V	
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	v	
lj	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1	4	±1*		±1	μΑ	
I _{OZ}	V _O = V _{CC} or GND, V _I = V _{IH} or V _{IL}	5.5 V			±0.25	UC7	±2.5		±2.5	μΑ	
ICC	$V_I = V_{CC} \text{ or } GND, \qquad I_O = 0$	5.5 V			4	20	40		40	μΑ	
_vcc_t	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35	4	1.5		1.5	mA	
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF	
Co	$V_{O} = V_{CC}$ or GND	5 V		3.5						рF	

* On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54AHCT	16374	SN74AHC	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	6.5		6.5	2	6.5		ns
t _{su}	Setup time, data before CLK1	2.5		2.5		2.5		ns
t _h	Hold time, data after CLK↑	2.5		2.5		2.5		ns



SCLS337I - MARCH 1996 - REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	Т	Δ = 25°C	;	SN54AHC	T16374	SN74AHC	T16374						
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT					
4			C _L = 15 pF	90*	140*		80*		110		MHz					
f _{max}			C _L = 50 pF	85	130		75		75		IVITIZ					
^t PLH	CLK	Q	C _I = 15 pF		6.5*	9.4*	1*	10.5*	1	10.5	ns					
^t PHL	ULK	Q	CL = 15 pr		6.5*	9.4*	1*	10.5*	1	10.5	115					
^t PZH	OE	Q	C _I = 15 pF		6.5*	9.5*	1*	10.5*	1	10.5	ns					
^t PZL	ÛE	Q	0L = 13 pr		6.5*	9.5*	1*	10.5*	1	10.5	115					
^t PHZ	OE	Q	C ₁ = 15 pF		6.2*	10.2*	1*	F 11*	1	11	ns					
^t PLZ	ÛE	Q	0L = 13 pr		6.2*	10.2*	15	11*	1	11	110					
^t PLH	CLK	Q	C _I = 50 pF		7.3	10.4	70 0	11.5	1	11.5	ns					
^t PHL	OLK	Q	0L = 30 pi		7.1	10.4	04	11.5	1	11.5	115					
^t PZH	OE	0	0		0	Q	0	$C_{1} = 50 \text{pF}$		6.2	10.5	1	11.5	1	11.5	ns
^t PZL	ÛE	Q	0L = 30 pi		5.1	10.5	1	11.5	1	11.5	115					
^t PHZ	OE	Q	C _I = 50 pF		7.1	11.2	1	12	1	12	ns					
t _{PLZ}	UE		Ο _L = 30 μr		7.9	11.2	1	12	1	12	115					
^t sk(o)			C _L = 50 pF			1**				1	ns					

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

** On products compliant to MIL-PRF-38535, this parameter does not apply.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER	SN74	UNIT		
		MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.36	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.1	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.7		V
VIH(D)	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25° C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	27	pF



SCLS337I – MARCH 1996 – REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AHCT16374DGGR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374
SN74AHCT16374DGGR.A	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374
SN74AHCT16374DGVR	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HF374
SN74AHCT16374DGVR.A	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HF374
SN74AHCT16374DL	Obsolete	Production	SSOP (DL) 48	-	-	Call TI	Call TI	-40 to 85	AHCT16374
SN74AHCT16374DLR	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374
SN74AHCT16374DLR.A	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT16374

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT16374DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AHCT16374DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AHCT16374DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT16374DGGR	TSSOP	DGG	48	2000	356.0	356.0	45.0
SN74AHCT16374DGVR	TVSOP	DGV	48	2000	353.0	353.0	32.0
SN74AHCT16374DLR	SSOP	DL	48	1000	356.0	356.0	53.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated