







SN74AHC541-Q1

SCLS603C - DECEMBER 2004 - REVISED JULY 2024

SN74AHC541-Q1 Octal Buffer/Driver with 3-State Outputs

1 Features

- · Qualified for automotive applications
- Operating range of 2V to 5.5V V $_{\rm CC}$
- Latch-up performance exceeds 250mA per JESD 17

2 Applications

- · Enable or Disable a Digital Signal
- · Eliminate Slow or Noisy Input Signals
- · Hold a Signal During Controller Reset
- Debounce a Switch


3 Description

The SN74AHC541 octal buffer/driver is ideal for driving bus lines or buffer memory address registers. This device features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

Package Information

PART NUMBER	ART NUMBER PACKAGE ⁽¹⁾		BODY SIZE(3)
SN74AHC541-Q1	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm

- (1) For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length x width) is a nominal value and does not include pins.



To Seven Other Channels

Logic Diagram (Positive Logic)



Table of Contents

1 Features1	7.2 Functional Block Diagram8
2 Applications 1	7.3 Device Functional Modes8
3 Description1	8 Application and Implementation9
4 Pin Configuration and Functions3	8.1 Power Supply Recommendations9
5 Specifications4	8.2 Layout9
5.1 Absolute Maximum Ratings4	9 Device and Documentation Support11
5.2 Recommended Operating Conditions4	9.1 Document Support (Analog)11
5.3 Thermal Information4	9.2 Receiving Notification of Documentation Updates 11
5.4 Electrical Characteristics5	9.3 Support Resources11
5.5 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V5	9.4 Trademarks11
5.6 Switching Characteristics, V _{CC} = 5 V ± 0.5 V6	9.5 Electrostatic Discharge Caution11
5.7 Noise Characteristics6	9.6 Glossary11
5.8 Operating Characteristics6	10 Revision History 11
6 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable
7 Detailed Description8	Information12
7.1 Overview8	



4 Pin Configuration and Functions




Figure 4-1. D or PW Package (Top View)

Table 4-1. Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
ŌE1	1	I	Output Enable 1	
A1	2	I	A1 Input	
A2	3	I	A2 Input	
A3	4	I	A3 Input	
A4	5	I	A4 Input	
A5	6	I	A5 Input	
A6	7	I	A6 Input	
A7	8	I	A7 Input	
A8	9	I	A8 Input	
GND	10	_	Ground	
Y8	11	0	Y8 Output	
Y7	12	0	Y7 Output	
Y6	13	0	Y6 Output	
Y5	14	0	Y5 Output	
Y4	15	0	Y4 Output	
Y3	16	0	Y3 Output	
Y2	17	0	Y2 Output	
Y1	18	0	Y1 Output	
ŌE2	19	I	Output Enable 2	
V _{CC}	20	_	Power Pin	



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	7	V
V ^I (2)	Input voltage range	-0.5	7	V
V _O ⁽²⁾	Output voltage range	-0.5	V _{CC} + 0.5	V
I _{IK} (V _I < 0)	Input clamp current		-20	mA
I_{OK} (V_O < 0 or V_O > V_{CC})	Output clamp current		±20	mA
$I_O (V_O = 0 \text{ to } V_{CC})$	Continuous output current		±25	mA
	Continuous current through V _{CC} or GND		±75	mA
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V_{IH}	High-level input voltage	V _{CC} = 3 V	2.1		V
		V _{CC} = 5.5 V	3.85		
		V _{CC} = 2 V		0.5	
V_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2 V		-50	mA
I _{OH}	High-level output current	V _{CC} = 3.3 V ± 0.3 V		-4	m Λ
		V _{CC} = 5 V ± 0.5 V		-8	mA
		V _{CC} = 2 V		50	mA
I_{OL}	Low-level output current	V _{CC} = 3.3 V ± 0.3 V		4	A
		V _{CC} = 5 V ± 0.5 V		8	mA
A+/ A>.	Input transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V		100	no/\/
Δt/Δν	Input transition rise or fall rate	V _{CC} = 5 V ± 0.5 V		20	ns/V
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5.3 Thermal Information

			SN74AHC541-Q1			
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	PW (TSSOP)	UNIT		
		20 PINS	20 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58	116.8	°C/W		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, (SPRA953).

Submit Document Feedback

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	TA	= 25°C		T _A = -40 125°		T _A = -40		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		
	I _{OH} = −50 mA	3 V	2.9	3		2.9		2.9		
V _{OH}		4.5 V	4.4	4.5		4.4		4.4		V
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 mA	3 V			0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μA
I _{OZ} (1)	$V_O = V_{CC}$ or GND, $V_I (\overline{OE}) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±2.5		±2.5	μA
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μA
C _i	V _I = V _{CC} or GND	5 V		2	10				10	pF
Co	V _O = V _{CC} or GND	5 V		4						pF

⁽¹⁾ For input and output, I_{OZ} includes the input leakage current.

5.5 Switching Characteristics, V_{CC} = 3.3 V \pm 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	TA	= 25°C		T _A = -40 125°		T _A = -4		UNIT							
			CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX								
t _{PLH}	А	Y	C _L = 15 pF		5	7	1	8.5	1	8.5	ns							
t _{PHL}		'	O[= 15 pi		5	7	1	8.5	1	8.5	115							
t _{PZH}	ŌĒ	Υ	C _L = 15 pF		6	10.5	1	11	1	11	ns							
t _{PZL}] OE	OE T	OL = 15 pi		6	10.5	1	11	1	11	115							
t_{PHZ}	ŌĒ	Y	C _I = 15 pF		7	11	1	12	1	12	ns							
t_{PLZ}	OL	'	,	, OL 10 PI		7	11	1	12	1	12	110						
t _{PLH}	A	Y	C _L = 50 pF		7.5	10.5	1	12	1	12	ns							
t _{PHL}		'	CL = 30 pr		7.5	10.5	1	12	1	12	115							
t _{PZH}	OF	ŌE Y	C _L = 50 pF		8	14	1	16	1	16	ns							
t _{PZL}	OL		ľ	ſ	ı	1	1 CL = 50 PF	δL 1 6L = 30 pr 8	14	1	16	1	16	115				
t _{PHZ}	ŌĒ	Y	C _L = 50 pF		9	15.4	1	17.5	1	17.5	ns							
t _{PLZ}		'	T	ľ	ľ	ľ	ſ	ı	'	СС – 50 рг		9	15.4	1	17.5	1	17.5	115
tsk(o)			C _L = 50 pF			1.5				1.5	ns							

5.6 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	Т	_A = 25°C		T _A = -40 125°		T _A = -40 85°0		UNIT
	(INFOT)	(001101)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	Y	C _L = 15 pF		3.5	5	1	6	1	6	ns
t _{PHL}	_ A	Ţ	OL - 15 pr		3.5	5	1	6	1	6	115
t _{PZH}	ŌĒ	Y	C _L = 15 pF		4.7	7.2	1	8.5	1	8.5	ns
t _{PZL}	J OE Y	Ţ	OL - 15 pr		4.7	7.2	1	8.5	1	8.5	115
t _{PHZ}	ŌĒ	Y	C _L = 15 pF		5	7.5	1	8	1	8	ns
t _{PLZ}	OE	Ī	OL - 15 pr		5	7.5	1	8	1	8	115
t _{PLH}	А	Y	C _L = 50 pF		5	7	1	8	1	8	ns
t _{PHL}		1	OL – 30 pr		5	7	1	8	1	8	115
t _{PZH}	ŌĒ	Y	C _L = 50 pF		6.2	9.2	1	10.5	1	10.5	ns
t _{PZL}	J 0E	1	O _L = 30 pr		6.2	9.2	1	10.5	1	10.5	115
t _{PHZ}	ŌĒ	Y	C _L = 50 pF		6	8.8	1	10	1	10	20
t _{PLZ}		ſ	℃L – 50 pF		6	8.8	1	10	1	10	ns
tsk(o)			C _L = 50 pF			1			1		ns

5.7 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ (1)

	PARAMETER	MIN MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.7	V
V _{IH(D)}	High-level dynamic input voltage	3.5	V
$V_{IL(D)}$	Low-level dynamic input voltage	1.5	V

⁽¹⁾ Characteristics are for surface-mount packages only.

5.8 Operating Characteristics


 V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load, f = 1 MHz	12	pF

Submit Document Feedback



6 Parameter Measurement Information



- C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{Ω} = 50 Ω , $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{CC}
t _{PHZ} /t _{PZH}	GND
Open Drain	V _{CC}


7 Detailed Description

7.1 Overview

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all corresponding outputs are in the high-impedance state. The outputs provide noninverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram



To Seven Other Channels

Figure 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

Table 7-1. (Each Buffer/Driver)

	INPUTS		OUTPUT			
OE1	OE2	Α	Y			
L	L	L	L			
L	L	Н	Н			
Н	Х	Х	Z			
Х	Н	Х	Z			

Submit Document Feedback

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

8.2 Layout

8.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Layout Diagram are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.



8.2.1.1 Layout Example




Figure 8-1. Layout Diagram

9 Device and Documentation Support

9.1 Document Support (Analog)

9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AHC541-Q1	Click here	Click here	Click here	Click here	Click here	

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2023) to Revision C (July 2024)

Page

Changes from Revision A (April 2008) to Revision B (April 2023)

Page

Added Applications, Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 24-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AHC541QPWRG4Q1	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541Q
SN74AHC541QPWRG4Q1.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541Q
SN74AHC541QPWRQ1	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541Q
SN74AHC541QPWRQ1.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541Q
SN74AHC541QPWRQ1.B	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC541Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

OTHER QUALIFIED VERSIONS OF SN74AHC541-Q1:

● Catalog : SN74AHC541

Military : SN54AHC541

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC541QPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC541QPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC541QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN74AHC541QPWRG4Q1	TSSOP	PW	20	2000	353.0	353.0	32.0	
SN74AHC541QPWRG4Q1	TSSOP	PW	20	2000	353.0	353.0	32.0	
SN74AHC541QPWRQ1	TSSOP	PW	20	2000	353.0	353.0	32.0	



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated