





SN54AHC374, SN74AHC374 SCLS240K - OCTOBER 1995 - REVISED JULY 2024

## SNx4AHC374 Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs

### **1** Features

Texas

INSTRUMENTS

- Operating range 2V to 5.5V V<sub>CC</sub>
- 3-state outputs drive bus lines directly
- Latch-up performance exceeds 250mA per JESD 17
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
- ٠ ESD protection exceeds JESD 22
  - 2000V human-body model
  - 200V machine model
  - 1500V charged-device model

## 2 Applications

- Printers •
- **Network Switches**
- Tests and Measurements
- Wireless Infrastructure
- Motor Controls
- Server Motherboards


### **3 Description**

The SNx4AHC374 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Device information										
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>							
	DB (SSOP, 20)	7.2mm × 7.8mm	7.2mm x 5.30mm							
	DGV (TVSOP, 20)	5.00mm x 6.4mm	5.00mm x 4.40mm							
	DW (SOIC, 20)	12.80mm × 10.3mm	12.8mm x 7.5mm							
SNx4AHC374	N (PDIP, 20)	24.33mm x 9.4mm	24.33mm x 6.35mm							
3NX4AHC374	PW (TSSOP, 20)	6.50mm × 6.4mm	6.50mm × 4.40mm							
	J (CDIP, 20)	24.2mm x 7.62mm	24.2mm x 6.92mm							
	W (CFP, 20)	13.09mm x 8.13mm	13.09mm x 6.92mm							
	FK (LCCC, 20)	8.89mm x 8.89mm	8.89mm x 8.89mm							

**Device Information** 

- (1) For more information, see Section 11.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.
- (3)The body size (length × width) is a nominal value and does not include pins.



To Seven Other Channels **Simplified Schematic** 





## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	
5.4 Thermal Information	5
5.5 Electrical Characteristics	5
5.6 Timing Requirements, V <sub>CC</sub> = 3.3 V ± 0.3 V	6
5.7 Timing Requirements, V <sub>CC</sub> = 5 V ± 0.5 V	6
5.8 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V	6
5.9 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	7
5.10 Noise Characteristics	
5.11 Operating Characteristics	7
5.12 Typical Characteristics	8
6 Parameter Measurement Information	9
7 Detailed Description	10

7.1 Overview	10
7.2 Functional Block Diagram	
7.3 Feature Description	
7.4 Device Functional Modes	10
8 Application and Implementation	11
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout.	12
9 Device and Documentation Support	13
9.1 Documentation Support	13
9.2 Receiving Notification of Documentation Updates	13
9.3 Support Resources	13
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	13
9.6 Glossary	
10 Revision History	13
11 Mechanical, Packaging, and Orderable	
Information	14

### **4** Pin Configuration and Functions

20 Vcc OE Ш 1Q 🛛 19 8Q 2 1D П 3 18 8D 2D 🛙 17 7D 4 2Q 5 16 7Q Π 3Q 🛛 15 6Q 6 3D 14 6D 7 4D 🛛 13 5D 8 4Q [ 12 5Q 9 GND 11 CLK 10

Figure 4-1. SN54AHC374 J or W Package; SN74AHC374 DB, DGV, DW, N, or PW ; 20-Pin CDIP, CFP, SSOP, TVSOP, SOIC, PDIP, or TSSOP




Figure 4-2. SN54AHC374 FK Package, 20-Pin LCCC

	PIN	TYPE	DESCRIPTION
NO.	NAME	TTPE	DESCRIPTION
1	ŌĒ	I	Output Enable
2	1Q	0	1Q Output
3	1D	I	1D Input
4	2D	I	2D Input
5	2Q	0	2Q Output
6	3Q	0	3Q Output
7	3D	I	3D Input
8	4D	I	4D Input
9	4Q	0	4Q Output
10	GND	_	Ground
11	CLK	I	Clock Pin
12	5Q	0	5Q Output
13	5D	I	5D Input
14	6D	I	6D Input
15	6Q	0	6Q Output
16	7Q	0	7Q Output
17	7D	I	7D Input
18	8D	I	8D Input
19	8Q	0	8Q Output
20	V <sub>CC</sub>	_	Power Pin

#### Table 4-1. Pin Functions



### **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{O} < 0$ or $V_{O} > V_{CC}$		±20	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND			±75	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$	1500	v
		Machine Model (MM)	200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			SN54AH	C374	SN74AH	C374	UNIT		
			MIN	MAX	MIN	MAX			
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V		
		V <sub>CC</sub> = 2 V	1.5		1.5				
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V		
		V <sub>CC</sub> = 5.5 V	3.85		3.85				
		V <sub>CC</sub> = 2 V		0.5		0.5			
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V		
		V <sub>CC</sub> = 5.5 V		1.65		1.65			
VI	Input voltage		0	5.5	0	5.5	V		
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V		
		V <sub>CC</sub> = 2 V		-50		-50	μA		
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	m۸		
		V <sub>CC</sub> = 5 V ± 5.5 V		-8		-8	mA		
		V <sub>CC</sub> = 2 V		50		50	μA		
I <sub>OL</sub>	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	mA		
		V <sub>CC</sub> = 5 V ± 5.5 V		8		8	ШA		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V		100		100	ns/V		
ΔυΔν	Input transition rise or fall rate	V <sub>CC</sub> = 5 V ± 5.5 V		20		20	115/ V		



### **5.3 Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		SN54A	HC374	SN74Ał	UNIT	
		MIN	MAX	MIN	MAX	UNIT
T <sub>A</sub> Operating free	e-air temperature	-55	125	-40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

#### **5.4 Thermal Information**

		SN74AHC374							
	THERMAL METRIC <sup>(1)</sup>	DB	DGV	DW	N	NS	PW		
		20 PINS							
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	97.9	117.2	79.4	53.3	79.2	116.8		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	59.6	32.7	45.7	40.0	45.7	58.5	]	
R <sub>θJB</sub>	Junction-to-board thermal resistance	53.1	58.7	46.9	34.2	46.8	78.7	°C/W	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	21.3	1.15	18.7	26.4	19.3	12.6		
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	52.7	58.0	46.5	34.1	46.4	77.9	]	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

### **5.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

						SN54AH			SN	74AHC374		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub> = 25°C			–40°C to 85°C		–40°C to 85°C		–40°C to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
	I <sub>OH</sub> = −50 μA	3 V	2.9	3		2.9		2.9		2.9		
V <sub>OH</sub>		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	I <sub>OH</sub> = −4 mA	3 V	2.58			2.48		2.48		2.48		
	I <sub>OH</sub> = −8 mA	4.5 V	3.94			3.8		3.8		3.8		
	I <sub>OL</sub> = 50 μA	2 V			0.1		0.1		0.1		0.1	
		3 V			0.1		0.1		0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44		0.44	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1		±1	μA
I <sub>oz</sub>	$V_{I} = V_{IH} \text{ or } V_{IL}$ $V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.25		±2.5		±2.5		±2.5	μA
I <sub>CC</sub>	$V_1 = V_{CC}$ or GND, $I_0 = 0$	5.5 V			4		40		40		40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10				10		10	pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		6								pF

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC}$  = 0 V.

### 5.6 Timing Requirements, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER		T - 2	T <sub>A</sub> = 25°C		SN54AHC374 -40°C to 85°C		SN74AHC374				
		IA - 2					–40°C to 85°C		–40°C to 125°C		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
tw	Pulse duration, CLK high or low	5		5.5		5.5		6.5		ns	
t <sub>su</sub>	Setup time, data before CLK↑	4.5		4		4		4.5		ns	
t <sub>h</sub>	Hold time, data after CLK↑	2		2		2		2.5		ns	

### 5.7 Timing Requirements, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER		т - 2	T <sub>A</sub> = 25°C		SN54AHC374 -40°C to 85°C		SN74AHC374				
		IA - 2					–40°C to 85°C		–40°C to 125°C		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>w</sub>	Pulse duration, CLK high or low	5		5		5		5.5		ns	
t <sub>su</sub>	Setup time, data before $CLK\uparrow$	3		3		3		3		ns	
t <sub>h</sub>	Hold time, data after $CLK\!\!\uparrow$	2		2		2		2		ns	

### 5.8 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

				Т	r <sub>A</sub> = 25°C		SN54AH	IC374		SN74A	HC374		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	•	A - 25 C	<b>,</b>	–40°C to	o 85°C	–40°C to	85°C	–40°C to	125°C	UNIT
	( - )	(,		MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>MAX</sub>			C <sub>L</sub> = 15 pF	80 <sup>(1)</sup>	130 <mark>(1)</mark>		70 <sup>(1)</sup>		70		70		MHz
'MAX			C <sub>L</sub> = 50 pF	55	85		50		50		50		
t <sub>PLH</sub>	CLK	Q	C <sub>1</sub> = 15 pF		8.1 <sup>(1)</sup>	12.7 <mark>(1)</mark>	1 <sup>(1)</sup>	15 <mark>(1)</mark>	1	15	1	16.5	ns
t <sub>PHL</sub>	OLK	Q	С <u></u> – 15 рі		8.1 <mark>(1)</mark>	12.7 <mark>(1)</mark>	1 <sup>(1)</sup>	15 <mark>(1)</mark>	1	15	1	16.5	115
t <sub>PZH</sub>	ŌĒ	Q	C <sub>L</sub> = 15 pF		7.1 <sup>(1)</sup>	11 <mark>(1)</mark>	1 <sup>(1)</sup>	13 <mark>(1)</mark>	1	13	1	14	ns
t <sub>PZL</sub>	UL	Q	С <u></u> – 15 рі		7.1 <sup>(1)</sup>	11 <mark>(1)</mark>	1 <sup>(1)</sup>	13 <mark>(1)</mark>	1	13	1	14	115
t <sub>PHZ</sub>	ŌĒ	Q	C <sub>1</sub> = 15 pF		7.5 <mark>(1)</mark>	10.5 <mark>(1)</mark>	1 <sup>(1)</sup>	12.5 <mark>(1)</mark>	1	12.5	1	13.5	ns
t <sub>PLZ</sub>	UL	Q	CL = 15 pr		7.5 <mark>(1)</mark>	10.5 <mark>(1)</mark>	1 <sup>(1)</sup>	12.5 <mark>(1)</mark>	1	12.5	1	13.5	115
t <sub>PLH</sub>	CLK	Q	C <sub>L</sub> = 50 pF		10.6	16.2	1	18.5	1	18.5	1	20	ns
t <sub>PHL</sub>	OEIX	Q	0L - 30 pi		10.6	16.2	1	18.5	1	18.5	1	20	113
t <sub>PZH</sub>	ŌĒ	Q	C <sub>L</sub> = 50 pF		9.6	14.5	1	16.5	1	16.5	1	17.5	ns
t <sub>PZL</sub>	UL	Q	0L - 30 pi		9.6	14.5	1	16.5	1	16.5	1	17.5	
t <sub>PHZ</sub>		<del>DE</del> Q	$C_{1} = 50 \text{ pF}$		10.2	14	1	16	1	16	1	17	ns
t <sub>PLZ</sub>	UL		C <sub>L</sub> = 50 pF		10.2	14	1	16	1	16	1	17	115
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1.5 <mark>(2)</mark>				1.5		1.5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) On products compliant to MIL-PRF-38535, this parameter does not apply.



### 5.9 Switching Characteristics, V<sub>CC</sub> = 5 V $\pm$ 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

					= 25°C		SN54AH	IC374		SN74A	HC374		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	1	A - 25 C	·	–40°C to	85°C	–40°C to	85°C	–40°C to 125°C		UNIT
	(	(,		MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f			C <sub>L</sub> = 15 pF	130 <sup>(1)</sup>	185 <mark>(1)</mark>		110 <sup>(1)</sup>		110		110		MHz
f <sub>MAX</sub>			C <sub>L</sub> = 50 pF	85	120		75		75		75		
t <sub>PLH</sub>	CLK	Q	C <sub>1</sub> = 15 pF		5.4 <mark>(1)</mark>	8.1 <sup>(1)</sup>	1 <sup>(1)</sup>	9.5 <mark>(1)</mark>	1	9.5	1	10.5	ns
t <sub>PHL</sub>	CLK	Q	0 <sub>L</sub> = 15 pF		5.4 <mark>(1)</mark>	8.1 <sup>(1)</sup>	1 <sup>(1)</sup>	9.5 <mark>(1)</mark>	1	9.5	1	10.5	115
t <sub>PZH</sub>	ŌĒ	Q	C <sub>L</sub> = 15 pF		5.1 <mark>(1)</mark>	7.6 <sup>(1)</sup>	1 <sup>(1)</sup>	9 <mark>(1)</mark>	1	9	1	10	ns
t <sub>PZL</sub>	UE	Q	0 <sub>L</sub> = 15 pF		5.1 <mark>(1)</mark>	7.6 <sup>(1)</sup>	1 <sup>(1)</sup>	9 <mark>(1)</mark>	1	9	1	10	115
t <sub>PHZ</sub>	ŌĒ	Q	C <sub>1</sub> = 15 pF		4.6 <sup>(1)</sup>	6.8 <mark>(1)</mark>	1 <sup>(1)</sup>	8 <mark>(1)</mark>	1	8	1	9	ns
t <sub>PLZ</sub>	UE	Q	CL = 15 pF		4.6 <sup>(1)</sup>	6.8 <mark>(1)</mark>	1 <sup>(1)</sup>	8 <mark>(1)</mark>	1	8	1	9	115
t <sub>PLH</sub>	CLK	Q	C <sub>1</sub> = 50 pF		6.9	10.1	1	11.5	1	11.5	1	12.5	ns
t <sub>PHL</sub>	OLK	Q	0L - 30 pi		6.9	10.1	1	11.5	1	11.5	1	12.5	115
t <sub>PZH</sub>	ŌĒ	Q	C <sub>1</sub> = 50 pF		6.6	9.6	1	11	1	11	1	12	ns
t <sub>PZL</sub>	UL	Q	0L - 30 pi		6.6	9.6	1	11	1	11	1	12	115
t <sub>PHZ</sub>	ŌĒ	Q	$C_{1} = 50 \text{ pF}$		6.1	8.8	1	10	1	10	1	11	ns
t <sub>PLZ</sub>	OE G	L L	C <sub>L</sub> = 50 pF		6.1	8.8	1	10	1	10	1	11	115
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1 <sup>(2)</sup>				1		1.5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) On products compliant to MIL-PRF-38535, this parameter does not apply.

### **5.10 Noise Characteristics**

 $V_{CC} = 5 V, C_L = 50 pF, T_A = 25^{\circ}C^{(1)}$ 

	PARAMETER	SN74		UNIT	
		MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.5	1	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.5	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	4			V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

(1) Characteristics are for surface-mount packages only.


### **5.11 Operating Characteristics**

 $V_{CC} = 5 V, T_A = 25^{\circ}C$ 

	PARAMETER	TEST C	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	32	pF




### **5.12 Typical Characteristics**



Copyright © 2024 Texas Instruments Incorporated



### **6** Parameter Measurement Information



NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
   Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 6-1. Load Circuit and Voltage Waveforms



### 7 Detailed Description


### 7.1 Overview

The SNx4AHC374 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pull-up components.

### 7.2 Functional Block Diagram



To Seven Other Channels

### 7.3 Feature Description

- Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows down-voltage translation
   Inputs accept voltages to 5.5 V
- Slow edges reduce output ringing

### 7.4 Device Functional Modes

(Each Flip-Flop)										
	INPUTS	OUTPUT								
ŌĒ	CLK	Q								
L	1	Н	Н							
L	Ť	L	L							
L	H or L	х	Q <sub>0</sub>							
н	Х	Х	Z							

Table 7-1. Function Table



### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

SNx4AHC374 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where putput ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid  $V_{CC}$ . This feature makes it Ideal for translating down to the  $V_{CC}$  level. Figure 8-2 shows the reduction in ringing compared to higher drive parts such as AC.

### 8.2 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Section 5.3 table.
  - For specified High and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Section 5.3 table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



### 8.2.3 Application Curves



### 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 5.3 table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple V<sub>CC</sub> pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 8.4.2 Layout Example




Figure 8-3. Layout Diagram



### 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHC374	Click here	Click here	Click here	Click here	Click here
SN74AHC374	Click here	Click here	Click here	Click here	Click here

#### Table 9-1. Related Links

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 10 Revision History

	Changes from Revision J (December 2014) to Revision K (July 2024)	Page
•	<ul> <li>Added package size and military packages to Device information table</li> </ul>	1
•	• Updated thermal values for PW package from RθJA = 103.3 to 116.8, RθJC(top) = 37.8 to 58.5, RθJB	= 54.3
	to 78.7, ΨJT = 2.9 to 12.6, ΨJB =53.8 to 77.9, RθJC(bot) = N/A, all values in °C/W	5

#### Changes from Revision I (July 2003) to Revision J (December 2014)

Page

Copyright © 2024 Texas Instruments Incorporated



•	Deleted Ordering Information table	. 1
•	Added Military Disclaimer to Features list	. 1

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	(3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9686401Q2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9686401Q2A SNJ54AHC 374FK
5962-9686401QRA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686401QR A SNJ54AHC374J
5962-9686401QSA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686401QS A SNJ54AHC374W
SN74AHC374DBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA374
SN74AHC374DBR.A	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA374
SN74AHC374DGSR	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC374
SN74AHC374DW	Obsolete	Production	SOIC (DW)   20	-	-	Call TI	Call TI	-40 to 125	AHC374
SN74AHC374DWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC374
SN74AHC374DWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC374
SN74AHC374N	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC374N
SN74AHC374N.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC374N
SN74AHC374NSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC374
SN74AHC374NSR.A	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC374
SN74AHC374PW	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 125	HA374
SN74AHC374PWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA374
SN74AHC374PWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA374
SN74AHC374PWRG4	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA374
SN74AHC374RKSR	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC374
SNJ54AHC374FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9686401Q2A SNJ54AHC 374FK



17-Aug-2025

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	(3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SNJ54AHC374FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9686401Q2A SNJ54AHC 374FK
SNJ54AHC374J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686401QR A SNJ54AHC374J
SNJ54AHC374J.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686401QR A SNJ54AHC374J
SNJ54AHC374W	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686401QS A SNJ54AHC374W
SNJ54AHC374W.A	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9686401QS A SNJ54AHC374W

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

17-Aug-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHC374, SN74AHC374 :

- Catalog : SN74AHC374
- Automotive : SN74AHC374-Q1, SN74AHC374-Q1
- Military : SN54AHC374
- NOTE: Qualified Version Definitions:
  - Catalog TI's standard catalog product
  - Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
  - Military QML certified for Military and Defense Applications




Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC374DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC374DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74AHC374DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC374NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC374PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC374RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

27-Jul-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
SN74AHC374DBR	SSOP	DB	20	2000	353.0	353.0	32.0				
SN74AHC374DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0				
SN74AHC374DWR	SOIC	DW	20	2000	356.0	356.0	45.0				
SN74AHC374NSR	SOP	NS	20	2000	356.0	356.0	45.0				
SN74AHC374PWR	TSSOP	PW	20	2000	353.0	353.0	32.0				
SN74AHC374RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0				

### TEXAS INSTRUMENTS

www.ti.com

27-Jul-2025

### TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9686401Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9686401QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHC374N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AHC374N.A	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHC374FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC374FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC374W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54AHC374W.A	W	CFP	20	25	506.98	26.16	6220	NA

# **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0020A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **RKS 20**

2.5 x 4.5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RKS0020A**



## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RKS0020A**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




# **RKS0020A**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK 20

### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



## **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



# **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




# **DGS0020A**



## **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.




# DGS0020A

# **EXAMPLE BOARD LAYOUT**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




# DGS0020A

# **EXAMPLE STENCIL DESIGN**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated