

# SN74AHC1G00-Q1 Automotive Single 2-Input Positive-NAND Gate

#### 1 Features

- Qualified for automotive applications
- Operating range of 2V to 5.5V
- Max t<sub>pd</sub> of 6.5ns at 5V
- Low power consumption, 10µA Max I<sub>CC</sub>
- ±8mA output drive at 5V
- Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall time

## 2 Applications

- Enable or disable a digital signal
- Controlling an indicator LED
- Translation between communication modules and system controllers

## 3 Description

The SN74AHC1G00-Q1 performs function  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
	DBV (SOT-23, 5)	2.9mm x 2.8mm	2.9mm x 1.6mm
SN74AHC1G00-Q1	DCK (SOT-SC70, 5)	2mm x 2.1mm	2mm × 1.25mm
	DTX (X2SON, 5)	1.1mm x 0.85mm	1.1mm x 0.85mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length x width) is a nominal value and does not include pins.



**Logic Diagram (Positive Logic)** 



# **Table of Contents**

1 Features1	7.2 Device Functional Modes	8
2 Applications 1	8 Application and Implementation	. 9
3 Description1	8.1 Application Information	. 9
4 Pin Configuration and Functions3	8.2 Typical Application	
5 Specifications4	8.3 Power Supply Recommendations	
5.1 Absolute Maximum Ratings4	8.4 Layout	10
5.2 ESD Ratings4	9 Device and Documentation Support	
5.3 Recommended Operating Conditions4	9.1 Documentation Support (Analog)	11
5.4 Thermal Information5	9.2 Receiving Notification of Documentation Updates	11
5.5 Electrical Characteristics5	9.3 Support Resources	11
5.6 Switching Characteristics, 3.3 V ± 0.3 V5	9.4 Trademarks	
5.7 Switching Characteristics, 5 V ± 0.5 V6	9.5 Electrostatic Discharge Caution	11
5.8 Operating Characteristics6	9.6 Glossary	
6 Parameter Measurement Information7	10 Revision History	
7 Detailed Description8	11 Mechanical, Packaging, and Orderable	
7.1 Functional Block Diagram8	Information	12



# **4 Pin Configuration and Functions**




Figure 4-1. DBV or DCK Package, 5-Pin SOT-23 or SOT-SC70 (Top View)




Figure 4-2. DTX Package, 5-Pin X2SON (Top View)

**Table 4-1. Pin Functions** 

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	A	I	Input A
2	В	I	Input B
3	GND	_	Ground Pin
4	Y	0	Output Y
5	V <sub>CC</sub>	_	Power Pin



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over recommended operating free-air temperature range (unless otherwise noted)(1)

	-		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range		-0.5	7	V
V <sub>O</sub> <sup>(2)</sup>	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current	(V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )		±20	mA
Io	Continuous output current	(V <sub>O</sub> = 0 to V <sub>CC</sub> )		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discriarge	Charged device model (CDM), per AEC Q100-011	±1000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 5.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		
		V <sub>CC</sub> = 2 V		0.5	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65	
VI	Input voltage	,	0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		-50	μA
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	Λ
		V <sub>CC</sub> = 5 V ± 0.5 V		-8	mA
		V <sub>CC</sub> = 2 V		50	μA
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	Λ
		V <sub>CC</sub> = 5 V ± 0.5 V		8	mA
44/41/	Input transition rice or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	na/\/
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 5 V ± 0.5 V		20	ns/V
T <sub>A</sub>	Operating free-air temperature	•	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product Folder Links: SN74AHC1G00-Q1

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **5.4 Thermal Information**

			SI			
THERMAL METRIC(1)			DBV (SOT-23)	DCK (SOT- SC70)	DTX (X2SON)	UNIT
			5 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance		278.0	293.4	184.7	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

### **5.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T	= 25°C		-40 C TO	125°C	UNIT
PARAIVIE I ER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		
V <sub>OH</sub>		4.5 V	4.4	4.5		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		
		2 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μA
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1	,	10	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10		10	pF

# 5.6 Switching Characteristics, 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT	TA	= 25 C		-40°C TO	125°C	UNIT
FARAIVIETER	PROW (INPOT)	10 (001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	A or B	V	C <sub>1</sub> = 15 pF		5.5	7.9	1	11.5	
t <sub>PHL</sub>	AUID	T I	τ C <sub>L</sub> = 15 pr		5.5	7.9	1	11.5	ns
t <sub>PLH</sub>	A or B	V	C <sub>1</sub> = 50 pF		8	11.4	1	15	ns
t <sub>PHL</sub>	AOIB	1	ι ΟΕ – 30 μι		8	11.4	1	15	

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



# 5.7 Switching Characteristics, 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT	T <sub>A</sub> = 25°C			-40°C TO	125°C	UNIT
PARAWETER	FROW (INPUT)	C	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A or B	V	C <sub>1</sub> = 15 pF		3.7	5.5	1	8.5	no
t <sub>PHL</sub>	AOIB	Ť	- ΟΕ = 13 β1		3.7	5.5	1	8.5	ns
t <sub>PLH</sub>	A or B		C = 50 pE		5.2	7.5	1	10.5	nc
t <sub>PHL</sub>	7 701 6	r	$C_L = 50 \text{ pF}$		5.2	7.5	1	10.5	ns

# **5.8 Operating Characteristics**


 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER	TE	ST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	9.5	pF

Product Folder Links: SN74AHC1G00-Q1



#### **6 Parameter Measurement Information**



- C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{\Omega}$  = 50  $\Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	<b>S1</b>
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND
Open Drain	V <sub>CC</sub>

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



# 7 Detailed Description

# 7.1 Functional Block Diagram



Figure 7-1. Logic Diagram (Positive Logic)

## 7.2 Device Functional Modes

**Table 7-1. Function Table** 

IN	PUTS	ОИТРИТ		
Α	В	Y		
Н	Н	L		
L	X	Н		
Х	L	Н		

Submit Document Feedback

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

In this application, two 2-input NAND gates are used to create an active-low SR latch as shown in *Figure 8-1*. The two additional gates can be used for a second SR latch, or the inputs can be grounded and both channels left unused.

The SN74AHC1G00-Q1 is used to drive the tamper indicator LED and provide one bit of data to the system controller. When the tamper switch outputs LOW, the output Q becomes HIGH. This output remains HIGH until the system controller addresses the event and sends a LOW signal to the R input which returns the Q output back to LOW.

### 8.2 Typical Application




Figure 8-1. Typical application block diagram

### 8.2.1 Design Requirements

## 8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the Layout.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HC00-Q1 to the receiving device.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_O(max)) \Omega$ . This will ensure that the maximum output current from the *Section 5.1* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

Copyright © 2024 Texas Instruments Incorporated



#### 8.2.3 Application Curves




Figure 8-2. Application timing diagram

### 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

#### 8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74AHC1G00-Q1

Product Folder Links: SN74AHC1G00-Q1

## 9 Device and Documentation Support

## 9.1 Documentation Support (Analog)

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, *Designing With Logic* application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

#### Changes from Revision C (October 2023) to Revision D (October 2024)

Page

Added DTX package to Package Information table, Pin Configuration and Functions section, and Thermal
 Information table

#### Changes from Revision B (February 2008) to Revision C (October 2023)

Page

- Added Applications, Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



Added the thermal value for the DBV package: RθJA = 278.0 °C/W. Updated the thermal value for the DCK package: RθJA = 293.4 °C/W.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AHC1G00-Q1

www.ti.com 8-Aug-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AHC1G00DBVRQ1	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	36CH
SN74AHC1G00DBVRQ1.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	36CH
SN74AHC1G00QDCKRQ1	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 125	AAU
SN74AHC1G00QDCKRQ1.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AAU
SN74AHC1G00WDTXRQ1	Active	Production	X2SON (DTX)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	9

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 8-Aug-2025

#### OTHER QUALIFIED VERSIONS OF SN74AHC1G00-Q1:

● Catalog : SN74AHC1G00


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Aug-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G00DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AHC1G00QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74AHC1G00WDTXRQ1	X2SON	DTX	5	3000	180.0	8.4	1.0	1.25	0.48	2.0	8.0	Q1




www.ti.com 11-Aug-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC1G00DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74AHC1G00QDCKRQ1	SC70	DCK	5	3000	200.0	183.0	25.0
SN74AHC1G00WDTXRQ1	X2SON	DTX	5	3000	210.0	185.0	35.0






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side






NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated