

# SN74AHC139 Dual 2- to 4-Bit Decoders/Demultiplexers

#### 1 Features

- Operating range 2V to 5.5V
- Designed specifically for high-speed memory decoders and data-transmission systems
- Incorporate two enable inputs to simplify cascading or data reception
- Latch-up performance exceeds 250mA per JESD
- ESD protection exceeds JESD 22:
  - 2000V human-body model (A114-A)
  - 1000V charged-device model (C101)


### 2 Description

The SN74AHC139 are dual 2-line to 4-line decoders/ demultiplexers designed for 2V to 5.5V V<sub>CC</sub> operation. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE(3)
	D (SOIC, 16)	9.90 mm × 6mm	9.90 mm × 3.90 mm
	DB (SSOP, 16)	6.20 mm × 7.8mm	6.20 mm × 5.30 mm
	N (PDIP, 16) 19.31 mm × 9.4mr		19.31 mm × 6.35 mm
SN74AHC139	NS (SOP, 16)	5mm × 6.4mm	5mm × 4.4mm
	PW (TSSOP, 16)	5.00 mm × 6.4mm	5.00 mm × 4.40 mm
	DGV (TVSOP, 16)	3.6mm × 6.4mm	3.6mm × 4.4mm
	RGY (VQFN, 16)	4mm × 3.5mm	4mm × 3.5mm

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable
- The body size (length × width) is a nominal value and does not include pins.



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

Logic Diagram, Each Gate (Positive Logic)





# **Table of Contents**

1 Features1	6.4 Device Functional Modes9
2 Description1	7 Application and Implementation10
3 Pin Configuration and Functions3	7.1 Application Information10
4 Specifications4	7.2 Typical Application10
4.1 Absolute Maximum Ratings4	7.3 Power Supply Recommendations13
4.2 ESD Ratings4	7.4 Layout13
4.3 Recommended Operating Conditions4	8 Device and Documentation Support15
4.4 Thermal Information5	8.1 Documentation Support15
4.5 Electrical Characteristics5	8.2 Receiving Notification of Documentation Updates15
4.6 Switching Characteristcs, V <sub>CC</sub> = 3.3 V ± 0.3 V 5	8.3 Support Resources15
4.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V6	8.4 Trademarks15
4.8 Operating Characteristics6	8.5 Electrostatic Discharge Caution15
5 Parameter Measurement Information7	8.6 Glossary15
6 Detailed Description8	9 Revision History15
6.1 Overview8	10 Mechanical, Packaging, and Orderable
6.2 Functional Block Diagram8	Information16
6.3 Feature Description8	



# 3 Pin Configuration and Functions








Figure 3-2. SN74AHC139 RGY Package (Top View)

**Table 3-1. Pin Functions** 

	PIN	- 1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1G	I	Channel 1, output enable, active low
2	1A <sub>0</sub>	1	Channel 1, address select 0
3	1A <sub>1</sub>	1	Channel 1, address select 1
4	1Y <sub>0</sub>	0	Channel 1, output 0
5	1Y <sub>1</sub>	0	Channel 1, output 1
6	1Y <sub>2</sub>	0	Channel 1, output 2
7	1Y <sub>3</sub>	0	Channel 1, output 3
8	GND	_	Ground
9	2Y <sub>3</sub>	0	Channel 2, output 3
10	2Y <sub>2</sub>	0	Channel 2, output 2
11	2Y <sub>1</sub>	0	Channel 2, output 1
12	2Y <sub>0</sub>	0	Channel 2, output 0
13	2A <sub>1</sub>	I	Channel 2, address select 1
14	2A <sub>0</sub>	1	Channel 2, address select 0
15	2G <sub>0</sub>	1	Channel 2, output enable, active low
16	V <sub>CC</sub>	_	Positive supply



# 4 Specifications

# 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	3 1 3 1	·	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
V <sub>I</sub> (2)	Input voltage	nput voltage			
V <sub>O</sub> <sup>(2)</sup>	Output voltage	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current	(V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )		±20	mA
Io	Continuous output current	(V <sub>O</sub> = 0 to V <sub>CC</sub> )		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±75	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 4.2 ESD Ratings

				VALUE	UNIT
	V <sub>(ESD)</sub> Electros	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±2000	\/
		Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101		, v

4.3 Recommended Operating Conditions

			SN54AH0	C139	SN74AH0	C139	LINIT	
			MIN	MAX	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3V	2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		V <sub>CC</sub> = 2 V		0.5		0.5		
$V_{IL}$	Low-level Input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 2 V		-50		-50		
I <sub>OH</sub>	High-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		-4		-4	mA	
		V <sub>CC</sub> = 5 V ± 0.5 V		-8		-8		
		V <sub>CC</sub> = 2 V		50		50		
$I_{OL}$	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8		8		
۸4/۸۰,	Input Transition vice or fell ret-	V <sub>CC</sub> = 3.3 V ± 0.3 V		100		100	no/\/	
Δt/Δv	Input Transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
T <sub>A</sub>	Operating free-air temperature	1	-55	125	-40	125	°C	

Product Folder Links: SN74AHC139

#### 4.4 Thermal Information

THERMAL METRIC(1)		SN74AHC139							
		D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	RGY (VQFN)	UNIT
		16							
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	73	82	120	67	64	135.9	52.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

#### 4.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

						T <sub>A</sub> = -40°C TC	0 85°C	T <sub>A</sub> = -40°C TO 125°C		
PARAMETER	TEST CONDITIONS	\ \ \	T <sub>A</sub> = 25°C			SN74AHC139		Recommended		UNIT
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>				SN/4AIIC	139	SN74AH0	C139	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
		4.5 V	4.4	4.5		4.4		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1		0.1	V
	I <sub>OH</sub> = 4 mA	3 V			0.36		0.44		0.5	
	I <sub>OH</sub> = 8 mA	4.5 V			0.36		0.44		0.5	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μA
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10		10			pF

# 4.6 Switching Characteristcs, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 5-1)

						T <sub>A</sub> = -40		T <sub>A</sub> = -40 125			
PARAMETER	FROM (INPUT)	TO	LOAD CAPACITANCE	T <sub>A</sub> = 2	T <sub>A</sub> = 25°C			Recomn	UNIT		
		(OUTPUT)	CAPACITANCE			SN74AHC139		SN74AHC139			
				TYP	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	A or B	A D	Y	C <sub>L</sub> = 15 pF	7.2 <sup>(1)</sup>	11 <sup>(1)</sup>	1	13	1	13	20
t <sub>PHL</sub>		r	О[ – 13 рі	7.2 <sup>(1)</sup>	11 <sup>(1)</sup>	1	13	1	13	ns	
t <sub>PLH</sub>	G	Y	C <sub>L</sub> = 15 pF	6.4 <sup>(1)</sup>	9.2(1)	1	11	1	11	ns	
t <sub>PHL</sub>	G	Y		6.4 <sup>(1)</sup>	9.2(1)	1	11	1	11		
t <sub>PLH</sub>	A or D	Y	C = 50 pF	9.7	14.5	1	16.5	1	16.5		
t <sub>PHL</sub>	A or B	ř	C <sub>L</sub> = 50 pF	9.7	14.5	1	16.5	1	16.5	ns	
t <sub>PLH</sub>	G	_	V	0 50 5	8.9	12.7	1	14.5	1	14.5	
t <sub>PHL</sub>		Y	C <sub>L</sub> = 50 pF	8.9	12.7	1	14.5	1	14.5	ns	

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



# 4.7 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 5-1)

						T <sub>A</sub> = -40	°С ТО	T <sub>A</sub> = -40°C	TO 125°C		
PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C		85°C		Recomm	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE				HC139	SN74AH	IC139	UNII	
				TYP	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	5 <sup>(1)</sup>	7.2 <sup>(1)</sup>	1	8.5	1	8.5	ns	
t <sub>PHL</sub>		T		5 <sup>(1)</sup>	7.2 <sup>(1)</sup>	1	8.5	1	8.5	115	
t <sub>PLH</sub>	G	Y	C <sub>L</sub> = 15 pF	4.4 <sup>(1)</sup>	6.3 <sup>(1)</sup>	1	7.5	1	7.5	ns	
t <sub>PHL</sub>	G	Ť		4.4 <sup>(1)</sup>	6.3 <sup>(1)</sup>	1	7.5	1	7.5		
t <sub>PLH</sub>	A or B	Υ	C <sub>L</sub> = 50 pF	6.5	9.5	1	10.5	1	10.5	ne	
t <sub>PHL</sub>	AOIB	Y	C <sub>L</sub> = 50 pF	6.5	9.5	1	10.5	1	10.5	ns	
t <sub>PLH</sub>		<u></u>	V	C = 50 pF	5.9	8.3	1	9.5	1	9.5	
t <sub>PHL</sub>	G	G Y	$C_L = 50 \text{ pF}$	5.9	8.3	1	9.5	1	9.5	ns	

# 4.8 Operating Characteristics


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	13	pF

Product Folder Links: SN74AHC139



### **5 Parameter Measurement Information**



- C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit and Voltage Waveforms

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



# **6 Detailed Description**

#### 6.1 Overview

The SN74AHC139 is a high speed silicon gate CMOS decoder well suited to memory address decoding or data routing applications. It contains two 2:4 decoders.

Each channel of the SN74AHC139 has two address select inputs (A1 and A0). The circuit functions as a normal one-of-four decoder.

One strobe input  $(\overline{G})$  is provided for each channel to simplify cascading and to facilitate demultiplexing. When the input strobe for a channel is active, that channel's outputs are forced into the high state.

The demultiplexing function is accomplished by first using the select inputs to choose the desired output, and then using the strobe input as the data input.

The outputs for the SN74AHC139 are normally high, and low when selected.

### 6.2 Functional Block Diagram




Figure 6-1. Logic Diagram, Each Gate (Positive Logic)

### **6.3 Feature Description**

### 6.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a  $10k\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

## 6.3.2 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a  $10k\Omega$  resistor, however, is recommended and will typically meet all requirements.

#### **6.4 Device Functional Modes**

### Function Table (each channel)

	INPUTS1		OUTPUT2					
G	SELECT		YO	V1	Y2	Y3		
g	A1	A0	10	• •	12	13		
Н	X	Х	Н	Н	Н	Н		
L	L	L	L	Н	Н	Н		
L	L	Н	Н	L	Н	Н		
L	Н	L	Н	Н	L	Н		
L	Н	Н	Н	Н	Н	L		

- 1. L = Low; H = High; X = Don't care
- 2. L = Driving low; H = Driving high

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



# 7 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 7.1 Application Information

The SN74AHC139 device is used to control multiple devices that operate on a shared data bus. A decoder allows a binary encoded input to activate only one of the device's outputs. This makes this device an excellent choice for solid state memory applications where multiple devices have to be read or written to with a limited number of GPIO pins used on the system controller. The decoder is used to activate the chip select (CS) input to the selected memory device, and the controller can then read or write from that device alone when using a shared bus.

### 7.2 Typical Application




Figure 7-1. Typical Application Block Diagram

Product Folder Links: SN74AHC139

### 7.2.1 Design Requirements

#### 7.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHC139 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHC139 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74AHC139 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74AHC139 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



#### 7.2.1.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHC139 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A  $10k\Omega$  resistor value is often used due to these factors.

The SN74AHC139 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

#### 7.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

Product Folder Links: SN74AHC139

### 7.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74AHC139 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})\Omega$ . Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

### 7.2.3 Application Curve




Figure 7-2. Application Timing Diagram

#### 7.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A  $0.1\mu F$  capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The  $0.1\mu F$  and  $1\mu F$  capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 7.4 Layout

### 7.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



## 7.4.2 Layout Example




Figure 7-3. Example Layout for the SN74AHC139

# 8 Device and Documentation Support

### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *Understanding Schmitt Triggers*
- · Texas Instruments, Implications of Slow or Floating CMOS Inputs
- Texas Instruments, CMOS Power Consumption and Cpd Calculation
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices

### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision M (July 2024) to Revision N (January 2025)						
•	Updated descriptions in <i>Pin Functions</i> table	3					
_							

#### 

Updated thermal values for RθJA: PW = 108 to 135.9, RGY = 39 to 52.9, all values in °C/W ......5

Copyright © 2025 Texas Instruments Incorporated



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback





www.ti.com

23-May-2025

#### PACKAGING INFORMATION

Orderable part number Status		Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
						(4)	(5)		
SN74AHC139D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 125	AHC139
SN74AHC139DBR	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139
SN74AHC139DBR.A	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139
SN74AHC139DGVR	Active	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139
SN74AHC139DGVR.A	Active	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139
SN74AHC139DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC139
SN74AHC139DR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC139
SN74AHC139N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC139N
SN74AHC139N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC139N
SN74AHC139NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC139
SN74AHC139NSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC139
SN74AHC139PW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 125	HA139
SN74AHC139PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HA139
SN74AHC139PWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139
SN74AHC139RGYR	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139
SN74AHC139RGYR.A	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

# PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHC139:

Automotive: SN74AHC139-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC139DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC139DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC139DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC139NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74AHC139PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC139RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 24-Jul-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC139DBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74AHC139DGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
SN74AHC139DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74AHC139NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74AHC139PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74AHC139RGYR	VQFN	RGY	16	3000	360.0	360.0	36.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AHC139N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC139N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC139N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC139N.A	N	PDIP	16	25	506	13.97	11230	4.32

# DGV (R-PDSO-G\*\*)

## 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.






NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.





SOP



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




## NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated