SCLS357H - MAY 1997 - REVISED JULY 2003


- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information


The 'AHC05 devices contain six independent inverters. These devices perform the Boolean function $Y = \overline{A}$.

The open-drain outputs require pullup resistors to perform correctly. They can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

SN54AHC05 . . . J OR W PACKAGE SN74AHC05 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHC05 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

| TA | PACKA | GE [†] | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-------------|-----------------|--------------------------|---------------------|
| | PDIP – N | Tube | SN74AHC05N | SN74AHC05N |
| | SOIC - D | Tube | SN74AHC05D | AHC05 |
| | 3010-15 | Tape and reel | SN74AHC05DR | A11003 |
| –40°C to 85°C | SSOP – DB | Tape and reel | SN74AHC05DBR | HA05 |
| | TSSOP – PW | Tube | SN74AHC05PW | HA05 |
| | 1330F = FW | Tape and reel | SN74AHC05PWR | TIAUS |
| | TVSOP – DGV | Tape and reel | SN74AHC05DGVR | HA05 |
| | CDIP – J | Tube | SNJ54AHC05J | SNJ54AHC05J |
| –55°C to 125°C | CFP – W | Tube | SNJ54AHC05W | SNJ54AHC05W |
| | LCCC – FK | Tube | SNJ54AHC05FK | SNJ54AHC05FK |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS357H - MAY 1997 - REVISED JULY 2003

FUNCTION TABLE (each inverter)

| INPUT A | OUTPUT Y |
|------------|-------------|
| Н | L |
| L | Н |

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V _{CC} | | 0.5 V to 7 V |
|---|-------------|--|
| Input voltage range, V _I (see Note 1) | | |
| Output voltage range, VO (see Note 1) | | $\cdot \cdot \cdot -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Input clamp current, $I_{IK}(V_I < 0)$ | | –20 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO} | c) | ±20 mA |
| Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ | · | ±25 mA |
| Continuous current through V _{CC} or GND | | ±50 mA |
| Package thermal impedance, θ _{JA} (see Note 2): | : D package | 86°C/W |
| | DB package | 96°C/W |
| | DGV package | 127°C/W |
| | N package | 80°C/W |
| | PW package | 113°C/W |
| Storage temperature range, T _{sta} | | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

| | | | SN54A | HC05 | SN74A | HC05 | UNIT |
|----------------|------------------------------------|--|--------|------|-------|------|--------|
| | | | MIN | MAX | MIN | MAX | UNII |
| Vсс | Supply voltage | | 2 | 5.5 | 2 | 5.5 | V |
| | | V _{CC} = 2 V | 1.5 | | 1.5 | | |
| VIН | High-level input voltage | V _{CC} = 3 V | 2.1 | | 2.1 | | V |
| | | V _{CC} = 5.5 V | 3.85 | | 3.85 | | |
| | | V _{CC} = 2 V | | 0.5 | | 0.5 | |
| VIL | Low-level input voltage | V _{CC} = 3 V | | 0.9 | | 0.9 | V |
| | | V _{CC} = 5.5 V | 4 | 1.65 | | 1.65 | |
| ٧ _I | Input voltage | | 0 | 5.5 | 0 | 5.5 | V |
| ٧o | Output voltage | | 00 | VCC | 0 | VCC | V |
| | | V _{CC} = 2 V | % 0 | 50 | | 50 | μΑ |
| lOL | Low-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | 7 | 4 | | 4 | mA |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | 8 | | 8 | mA |
| Δt/Δν | Input transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 100 | | 100 | ns/V |
| ΔυΔν | Input transition rise or fall rate | $V_{CC} = 5 V \pm 0.5 V$ | | 20 | | 20 | 115/ V |
| T _A | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | Vaa | T _A = 25°C | | | SN54AHC05 | | SN74AHC05 | | UNIT |
|-----------------|----------------------------------|-----------------|-----------------------|-----|------|-----------|-----|-----------|------|------|
| PARAMETER | TEST CONDITIONS | v _{CC} | MIN | TYP | MAX | MIN I | MAX | MIN | MAX | UNII |
| | | 2 V | | | 0.1 | | 0.1 | | 0.1 | |
| | I _{OL} = 50 μA | 3 V | | | 0.1 | | 0.1 | | 0.1 | |
| V _{OL} | | 4.5 V | | | 0.1 | 4 | 0.1 | | 0.1 | V |
| | I _{OL} = 4 mA | 3 V | | | 0.36 | No. | 0.5 | | 0.44 | |
| | I _{OL} = 8 mA | 4.5 V | | | 0.36 | (0) | 0.5 | | 0.44 | |
| lį | V _I = 5.5 V or GND | 0 V to 5.5 V | | | ±0.1 | Pac | ±1* | | ±1 | μΑ |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 2 | 40 | 20 | | 20 | μΑ |
| C _i | $V_I = V_{CC}$ or GND | 5 V | | 2.5 | 10 | | | | 10 | pF |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | LOAD | T, | 4 = 25°C | ; | SN54A | HC05 | SN74A | HC05 | UNIT |
|------------------|---------|----------|------------------------|-----|----------|-------|-------|-------|-------|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| tPLZ | ۸ | ~ | C _I = 15 pF | | 2.9** | 7.1** | 1** | 8.5** | 1 | 8.5 | ns |
| t _{PZL} | Α | ı | OL = 13 pr | | 4** | 7.1** | 1** | 8.5** | 1 | 8.5 | 113 |
| tPLZ | Δ | V | C: - 50 pF | | 4.7 | 10.6 | 0°70 | 12 | 1 | 12 | 20 |
| tPZL | A | ī | C _L = 50 pF | | 5.8 | 10.6 | 81 | 12 | 1 | 12 | ns |

 $^{^{\}star\star}$ On products compliant to MIL-PRF-38535, this parameter is not production tested.



SN54AHC05, **SN74AHC05 HEX INVERTERS** WITH OPEN-DRAIN OUTPUTS

SCLS357H - MAY 1997 - REVISED JULY 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


| PARAMETER | FROM | то | LOAD | T, | չ = 25°C | ; | SN54A | HC05 | SN74A | HC05 | UNIT |
|------------------|---------|----------|------------------------|-----|----------|------|------------|------|-------|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _{PLZ} | А | | C _I = 15 pF | | 2.2* | 5.5* | 1* | 6.5* | 1 | 6.5 | ns |
| t _{PZL} | Λ. | ı | CL = 15 pr | | 2.9* | 5.5* | 1* | 6.5* | 1 | 6.5 | 115 |
| tPLZ | А | | C: - 50 pE | | 3.4 | 7.5 | P10 | 8.5 | 1 | 8.5 | ne |
| tPZL | ζ. | ı | C _L = 50 pF | | 4.2 | 7.5 | Ŷ <u>1</u> | 8.5 | 1 | 8.5 | ns |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST C | ONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|----------|-----------|-----|------|
| C _{pd} | Power dissipation capacitance | No load, | f = 1 MHz | 3 | pF |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns. $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 29-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking |
|-----------------------|----------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------|--------------|
| | (1) | (2) | | | (3) | (4) | (5) | | (6) |
| SN74AHC05D | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | -40 to 85 | AHC05 |
| SN74AHC05DBR | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA05 |
| SN74AHC05DBR.A | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA05 |
| SN74AHC05DR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHC05 |
| SN74AHC05DR.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHC05 |
| SN74AHC05N | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | SN74AHC05N |
| SN74AHC05N.A | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | SN74AHC05N |
| SN74AHC05PW | Obsolete | Production | TSSOP (PW) 14 | - | - | Call TI | Call TI | -40 to 85 | HA05 |
| SN74AHC05PWR | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA05 |
| SN74AHC05PWR.A | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA05 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AHC05DBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| SN74AHC05DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74AHC05PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 24-Jul-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AHC05DBR | SSOP | DB | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74AHC05DR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| SN74AHC05PWR | TSSOP | PW | 14 | 2000 | 353.0 | 353.0 | 32.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74AHC05N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74AHC05N.A | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated