









**SN74ACT7541** SCAS972 - MARCH 2024

# **SN74ACT7541Octal Buffers or Drivers With Open-Drain Outputs**

#### 1 Features

- Operating voltage range of 4.5V to 5.5V
- TTL-compatible inputs
- Continuous 24mA output drive at 5V
- Supports up to 75mA output drive at 5V in short bursts
- Drives 50Ω transmission lines
- Fast operation with delay of 9.6ns max ( $V_{CC} = 5V$ ,

# 2 Applications

- Drive an indicator LED
- Level-shift using open-drain outputs
- Control a relay


# 3 Description

The SN74ACT7541 contains eight independent buffers with open-drain outputs. All channels can be simultaneously forced into the high-impedance state using either of the output enable inputs (OE1 or OE2).

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)	
	RKS (VQFN, 20)	4.5mm × 2.5mm	4.5mm × 2.5mm	
SN74ACT7541	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm	
	DGS (VSSOP, 20)	5.1mm × 4.9mm	5.1mm × 3mm	

- For more information, see Section 11. (1)
- (2)The package size (length × width) is a nominal value and includes pins, where applicable
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features	8 Application and Implementation10
2 Applications1	8.1 Application Information10
3 Description1	8.2 Typical Application10
4 Pin Configuration and Functions3	8.3 Design Requirements10
5 Specifications4	8.4 Detailed Design Procedure11
5.1 Absolute Maximum Ratings4	8.5 Application Curves12
5.2 ESD Ratings4	8.6 Power Supply Recommendations12
5.3 Recommended Operating Conditions4	8.7 Layout12
5.4 Thermal Information4	9 Device and Documentation Support14
5.5 Electrical Characteristics5	9.1 Receiving Notification of Documentation Updates14
5.6 Switching Characteristics5	9.2 Support Resources14
5.7 Typical Characteristics6	9.3 Trademarks14
6 Parameter Measurement Information7	9.4 Electrostatic Discharge Caution14
7 Detailed Description8	9.5 Glossary14
7.1 Overview8	10 Revision History14
7.2 Functional Block Diagram8	11 Mechanical, Packaging, and Orderable
7.3 Feature Description8	Information14
7.4 Device Functional Modes9	

# **4 Pin Configuration and Functions**




Figure 4-1. PW and DGS Package, 20-Pin TSSOP and VSSOP (Top View)




Figure 4-2. RKS Package, 20-Pin VQFN (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE <sup>(1)</sup>	DECORPTION	
NAME	NO.	IYPE	DESCRIPTION	
OE1	1	I	Output enable input 1, active low	
A1	2	I	Input for channel 1	
A2	3	I	Input for channel 2	
A3	4	I	Input for channel 3	
A4	5	I	Input for channel 4	
A5	6	I	Input for channel 5	
A6	7	I	Input for channel 6	
A7	8	I	Input for channel 7	
A8	9	I	Input for channel 8	
GND	10	G	Ground	
Y8	11	0	Output for channel 8	
Y7	12	0	Output for channel 7	
Y6	13	0	Output for channel 6	
Y5	14	0	Output for channel 5	
Y4	15	0	Output for channel 4	
Y3	16	0	Output for channel 3	
Y2	17	0	Output for channel 2	
Y1	18	0	Output for channel 1	
ŌE2	19	I	Output enable input 2, active low	
V <sub>CC</sub>	20	Р	Positive supply	
Thermal Pad <sup>(2</sup>	)	_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.	

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

<sup>(2)</sup> RKS package only.



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5V	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5V	V
I <sub>IK</sub>	Input clamp current	$V_{I} < -0.5V \text{ or } V_{I} > V_{CC} + 0.5V$		±20	mA
I <sub>OK</sub>	Output clamp current	$V_{\rm O}$ < -0.5V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5V		±50	mA
Io	Continuous output current	$V_{\rm O}$ = 0 to $V_{\rm CC}$		±50	mA
	Continuous output current through V <sub>CC</sub> or GND			±200	mA
T <sub>J</sub>	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 5.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	4.5V ≤ V <sub>CC</sub> ≤ 5.5V	2		V
V <sub>IL</sub>	Low-Level input voltage	4.5V ≤ V <sub>CC</sub> ≤ 5.5V		0.8	V
V <sub>I</sub> <sup>(1)</sup>	Input Voltage	Input Voltage			V
Vo	Output Voltage		0	V <sub>CC</sub>	V
Гон	High-level output current	4.5V ≤ V <sub>CC</sub> ≤ 5.5V		-24	mA
I <sub>OL</sub>	Low-level output current	4.5V ≤ V <sub>CC</sub> ≤ 5.5V		24	mA
Δt/Δν	Input transition rise or fall rate	4.5V ≤ V <sub>CC</sub> ≤ 5.5V		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C	

<sup>1)</sup> All unused inputs of the device must be held at a valid high or low voltage level for proper device operation. Refer to the TI application report Implications of Slow or Floating CMOS Inputs.

#### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DGS (VSSOP) 20 PINS	PW (TSSOP) 20 PINS	RKS (VQFN) 20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123.5	126.2	67.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	62.1	68.7	72.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	78.5	77.3	40.4	°C/W

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



THERMAL METRIC <sup>(1)</sup>		DGS (VSSOP) 20 PINS	PW (TSSOP) 20 PINS	RKS (VQFN) 20 PINS	UNIT
$\Psi_{JT}$	Junction-to-top characterization parameter	7.8	22.3	10.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	78	76.9	40.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	24.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	TEGT COMPLETIONS		TA	= 25°C		-40°C	to 125°C		UNIT
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	TYP	MAX	
	I - 50uA	4.5V	4.4	4.49		4.4			
	I <sub>OH</sub> = -50μA	5.5V	5.4	5.49		5.4			
V	I <sub>OH</sub> = -24mA	4.5V	3.94			3.7			V
V <sub>OH</sub>	I <sub>OH</sub> = -24mA	5.5V	4.86			4.7			V
	I <sub>OH</sub> = -50mA	5.5V				3.85			
	I <sub>OH</sub> = -75mA	5.5V				3.85			
	I <sub>OH</sub> = 50μA	4.5V		0.001	0.1			0.1	
		5.5V		0.001	0.1			0.1	
V	I <sub>OH</sub> = 24mA	4.5V			0.36			0.5	V
$V_{OL}$	I <sub>OH</sub> = 24mA	5.5V			0.36			0.5	V
	I <sub>OH</sub> = 50mA	5.5V						1.65	
	I <sub>OH</sub> = 75mA	5.5V						1.65	
I <sub>I</sub>	V <sub>I</sub> = 5.5V or GND	0V to 5.5V			±0.1			±1	μΑ
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5V			±0.25			±5	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5V			2			80	μΑ
ΔI <sub>CC</sub>	$V_I = V_{CC} - 2.1V$ ; Any Input	4.5V to 5.5V		0.6	1.2			1.5	mA
Cı	V <sub>I</sub> = V <sub>CC</sub> or GND	5V		8					pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5V		14					pF
C <sub>PD</sub>	C <sub>L</sub> = 50pF, F = 1MHz	5V		19					pF

# **5.6 Switching Characteristics**


 $C_L$  = 50 pF; over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted). See *Parameter Measurement Information* 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	TA	= 25°C		-40°(	C to 125°	°C	UNIT
PARAMETER	FROM (INFOT)	TO (OUTPUT)	V CC	MIN	TYP	MAX	MIN	TYP	MAX	ONII
t <sub>PLH</sub>	Α	Υ	5V		4.2	5.8			7.1	ns
t <sub>PHL</sub>	Α	Υ	5V		5	8.1			9.6	ns
t <sub>PZH</sub>	ŌĒ	Y	5V		6.3	9.5			11.5	ns
t <sub>PZL</sub>	ŌĒ	Y	5V		6.5	10			11.9	ns
t <sub>PHZ</sub>	ŌĒ	Υ	5V		5.3	6.8			7.8	ns
$t_{PLZ}$	ŌĒ	Υ	5V		3.8	5.2			6.3	ns



# **5.7 Typical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)






# **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz,  $Z_O$  = 50 $\Omega$ ,  $t_t$  < 2.5ns,  $V_t$  = 1.5V.


The outputs are measured individually with one input transition per measurement.

TEST	S1	$R_L$	CL	ΔV	V <sub>LOAD</sub>
t <sub>PLZ</sub> , t <sub>PZL</sub>	CLOSED	500Ω	50pF	0.3V	2×V <sub>CC</sub>



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Open-Drain Outputs



- (1)  $t_{PLZ}$  is the same as  $t_{dis}$ .
- (2)  $t_{\rm PZL}$  is the same as  $t_{\rm en}$ .

Figure 6-2. Voltage Waveforms Propagation Delays



# 7 Detailed Description

#### 7.1 Overview

The SN74ACT7541 contains eight buffers with open-drain outputs. The active low output enable pins ( $\overline{OE1}$  and  $\overline{OE2}$ ) control all eight channels, and are configured so that both must be low for the outputs to be active.

When the outputs are enabled, the outputs are actively driven low or set into the high-impedance state.

When the outputs are disabled, the outputs are set into the high-impedance state.

### 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

### 7.3 Feature Description

# 7.3.1 Open-Drain CMOS Outputs

This device includes open-drain CMOS outputs. Open-drain outputs can only drive the output low. When in the high logical state, open-drain outputs will be in a high-impedance state. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a  $10k\Omega$  resistor can be used to meet these requirements.

Unused open-drain CMOS outputs should be left disconnected.

#### 7.3.2 TTL-Compatible CMOS Inputs

This device includes TTL-compatible CMOS inputs. These inputs are specifically designed to interface with TTL logic devices by having a reduced input voltage threshold.

TTL-compatible CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

Product Folder Links: SN74ACT7541



TTL-compatible CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave TTL-compatible CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a  $10k\Omega$  resistor is recommended and typically will meet all requirements.

### 7.3.3 Clamp Diode Structure

As shown in Figure 7-2, the inputs and outputs to this device have both positive and negative clamping diodes.

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-2. Electrical Placement of Clamping Diodes for Each Input and Output

#### 7.4 Device Functional Modes

**Table 7-1. Function Table** 

	OUTPUT <sup>(2)</sup>		
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Z
Н	X	Х	Z
X	Н	Х	Z

- (1) L = input low, H = input high, X = do not care
- (2) L = output low, Z = high impedance



# 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

Open-drain outputs like those available in the SN74ACT7541 provide the ability to discharge a voltage node to ground without otherwise loading the node significantly. It is recommended to add a series resistor between the output and any capacitance larger than 50pF as shown in the *Typical Application Block Diagram* to prevent damage to the device.

The required resistor value can be determined using the maximum capacitor voltage and the maximum continuous current for the output from the equation:  $R \ge V_C/I_{O(max)}$ .

For any given RC combination, the discharge time can be determined using the discharge plot provided in the *Application Timing Diagram* and the equation  $\tau = R \times C$ . For example, to discharge a capacitor to 10% of the starting value, it takes approximately  $2.303 \times \tau = 2.303 \times R \times C$  seconds.

## 8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

#### 8.3 Design Requirements

#### 8.3.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the maximum static supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74ACT7541 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74ACT7541 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74ACT7541 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Product Folder Links: SN74ACT7541



Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

#### **CAUTION**

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

# 8.3.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74ACT7541 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A  $10k\Omega$  resistor value is often used due to these factors.

The SN74ACT7541 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 8.3.3 Output Considerations

The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V<sub>OI</sub> specification in the *Electrical Characteristics*.

Open-drain outputs can be connected together directly to produce a wired-AND configuration or for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{\text{CC}}$  or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

#### 8.4 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the Layout section
- Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
  optimize performance. This can be accomplished by providing short, appropriately sized traces from the
  SN74ACT7541 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})\Omega$ . Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

Copyright © 2024 Texas Instruments Incorporated



### 8.5 Application Curves




Figure 8-2. Application Timing Diagram

### 8.6 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 8.7 Layout

#### 8.7.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

Submit Document Feedback

# 8.7.2 Layout Example




Figure 8-3. Example Layout for the SN74ACT7541 in the RKS Package



# 9 Device and Documentation Support

# 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES				
March 2024	*	Initial Release				

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74ACT7541

www.ti.com

24-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74ACT7541DGSR	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T7541
SN74ACT7541DGSR.A	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T7541
SN74ACT7541PWR	Active	Production	TSSOP (PW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AD7541
SN74ACT7541PWR.A	Active	Production	TSSOP (PW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AD7541
SN74ACT7541PWR.B	Active	Production	TSSOP (PW)   20	3000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AD7541
SN74ACT7541RKSR	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACT7541
SN74ACT7541RKSR.A	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACT7541

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

#### OTHER QUALIFIED VERSIONS OF SN74ACT7541:

Automotive: SN74ACT7541-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT7541DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74ACT7541PWR	TSSOP	PW	20	3000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74ACT7541RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 25-Sep-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT7541DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74ACT7541PWR	TSSOP	PW	20	3000	353.0	353.0	32.0
SN74ACT7541RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.






#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated