SN54ACT533 ... J OR W PACKAGE SN74ACT533 ... DB, DW, N, NS, OR PW PACKAGE

(TOP VIEW)

SCAS553C - NOVEMBER 1995 - REVISED OCTOBER 2002

- 4.5-V to 5.5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 11 ns at 5 V
- Inputs Are TTL-Voltage Compatible
- 3-State Inverting Outputs Drive Bus Lines Directly

description/ordering information


The 'ACT533 devices are octal transparent D-type latches with 3-state outputs. When the latch-enable (LE) input is high, the \overline{Q} outputs follow the complements of the data (D) inputs. When LE is taken low, the \overline{Q} outputs are latched at the inverted levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

 \overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

OE 1Q 1D 2D	3 4	18 17] V _{CC}] 8Q] 8D] 7 <u>D</u>
2Q	5	16] 7Q
3 <mark>Q</mark> [6		6Q
3D [7] 6D
4D [8	13	5D
4Q [9	12	5Q
GND [10	11	LE

SN54ACT533 . . . FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACKAGE	<u>≡</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING							
	PDIP – N	Tube	SN74ACT533N	SN74ACT533N							
–40°C to 85°C	SOIC - DW	Tube	SN74ACT533DW	ACT533							
	3010 - 010	Tape and reel	SN74ACT533DWR	AC1555							
-40 C 10 85 C	SOP – NS Tape and ree		SN74ACT533NSR	ACT533							
	SSOP – DB	Tape and reel	SN74ACT533DBR	AD533							
	TSSOP – PW	Tape and reel	SN74ACT533PWR	AD533							
	CDIP – J	Tube	SNJ54ACT533J	SNJ54ACT533J							
–55°C to 125°C	CFP – W Tube		SNJ54ACT533W	SNJ54ACT533W							
	LCCC – FK	Tube	SNJ54ACT533K	SNJ54ACT533FK							

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated

1

SCAS553C - NOVEMBER 1995 - REVISED OCTOBER 2002

	FUNCTION TABLE (each latch)											
	INPUTS		OUTPUT									
OE	LE	D	Q									
L	Н	Н	L									
L	Н	L	н									
L	L	Х	Q ₀ Z									
Н	Х	Х	Z									

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

,	
	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC}) \dots$	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Package thermal impedance, θ_{JA} (see Note 2): DB pa	nckage
DW p	ackage 58°C/W
N pac	kage 69°C/W
NS pa	nckage 60°C/W
PW pa	ackage 83°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS553C - NOVEMBER 1995 - REVISED OCTOBER 2002

recommended operating conditions (see Note 3)

		SN54A	CT533	SN74ACT533		UNIT	
		MIN	MAX	MIN MAX		UNIT	
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2	Ŋ	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	Vcc	0	VCC	V	
Vo	Output voltage	0	Vcc	0	VCC	V	
ЮН	High-level output current	202	-24		-24	mA	
IOL	Low-level output current	30%	24		24	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	9	8		8	ns/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	N	т	₄ = 25°C	;	SN54A	CT533	SN74A	CT533	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		4.5 V	4.4	4.49		4.4		4.4		
	I _{OH} = -50 μA	5.5 V	5.4	5.49		5.4		5.4		
Vou	1011 - 24 mA	4.5 V	3.86			3.7		3.76		V
VOH	I _{OH} = -24 mA	5.5 V	4.86			4.7		4.76		v
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					h	3.85		
		4.5 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	V
Ve	lot = 24 mA	4.5 V			0.36	~	0.5		0.44	
V _{OL}	I _{OL} = 24 mA	5.5 V			0.36	20	0.5		0.44	v
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				202	1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				9			1.65	
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μA
lj	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		80		40	μA
∆ICC‡	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.6		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4.5						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54A	CT533	SN74A	CT533	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		7.5	5.0	6		ns
t _{su}	Setup time, data before LE \downarrow	3		5.5	11r	4		ns
t _h	Hold time, data after LE \downarrow	2		4		2.5		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCAS553C - NOVEMBER 1995 - REVISED OCTOBER 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то		25°C	SN54A	CT533	SN74A	CT533	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
^t PLH	D	Q	2.5	10.5	1.5	13	2	11.5	20
^t PHL	D	Q	2.5	10	1.5	12.5	2	11	ns
^t PLH	LE	IQ	2.5	10.5	1.5	A 13	2	11.5	ns
^t PHL	LL	Q	2.5	10.5	1.5	2 13	2	11.5	
^t PZH	OE	Iq	2	10	0	12.5	1.5	11	ns
^t PZL	OE	ġ	2	10	201	12.5	1.5	11	115
^t PHZ	OE	Q	2	10	x 1	12.5	1.5	11	ns
^t PLZ	UE	Q	2	10	1	12.5	1.5	11	115


operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	40	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCAS553C - NOVEMBER 1995 - REVISED OCTOBER 2002



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74ACT533DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT533
SN74ACT533DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT533
SN74ACT533N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT533N
SN74ACT533N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT533N
SN74ACT533PW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	AD533
SN74ACT533PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD533
SN74ACT533PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD533

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal				
Device	Package	Package	SPQ	F

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT533PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT533PWR	TSSOP	PW	20	2000	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

23-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ACT533DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ACT533DW.A	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ACT533N	N	PDIP	20	20	506	13.97	11230	4.32
SN74ACT533N.A	N	PDIP	20	20	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated