SN74ACT16373Q-EP 16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS

DL PACKAGE

SCAS678B - MAY 2002 - REVISED JULY 2002

Controlled Baseline - One Assembly/Test Site, One Fabrication

- **Extended Temperature Performance of** -40°C to 125°C
- **Enhanced Diminishing Manufacturing** Sources (DMS) Support
- **Enhanced Product Change Notification**
- Qualification Pedigree[†]
- **Member of the Texas Instruments** Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Bus Driving True Outputs
- **Full Parallel Access for Loading**
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**

description

The SN74ACT16373Q-EP is a 16-bit D-type transparent latch with 3-state outputs, designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

(TOP VIEW) 10E [48**∏** 1LE 1Q1 🛮 2 47 ¶ 1D1 1Q2 🛮 3 46 1 1D2 GND ∏4 45 [] GND 1Q3 **[** 5 44 🛮 1D3 1Q4 []₆ 43 ¶ 1D4 42 VCC V_{CC} **□** 7 1Q5 🛮 8 41 1D5 1Q6 🛮 9 40 ¶ 1D6 GND 110 39 GND 38 1D7 1Q7 [11 1Q8 🛮 12 37 **∏** 1D8 2Q1 [] 13 36 **□** 2D1 2Q2 [] 14 35 2D2 GND [15 34 | GND 2Q3 ∏ 16 33 **∏** 2D3 2Q4 **∏** 17 32**∏** 2D4 V_{CC} **∐** 18 31 V_{CC} 2Q5 [] 19 30 2D5 2Q6 20 29 2D6 GND 1 21 28 | GND 2Q7 22 27 2D7 2Q8 🛮 23 26 2D8 20E 24 25 2LE

This device can be used as two 8-bit latches or one 16-bit latch. The Q outputs of the latches follow the data (D) inputs if the latch-enable (LE) input is taken high. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in a bus-organized system, without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, highly accelerated stress test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life.

SCAS678B - MAY 2002 - REVISED JULY 2002

ORDERING INFORMATION


| TA | PACKA | ∖GE [†] | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-------------------------|------------------|--------------------------|---------------------|
| -40°C to 125°C | SSOP – DL Tape and reel | | SN74ACT16373QDLREP | ACT16373QEP |


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each section)

| | INPUTS | OUTPUT | |
|----|--------|--------|-------|
| OE | LE | D | Q |
| L | Н | Н | Н |
| L | Н | L | L |
| L | L | Χ | Q_0 |
| Н | Χ | Χ | Z |

logic diagram (positive logic)





To Seven Other Channels

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

| Supply voltage range, V _{CC} | –0.5 V to 7 V |
|--|--|
| Input voltage range, V _I (see Note 1) | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Output voltage range, V _O (see Note 1) | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) | ±20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±24 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±24 mA |
| Continuous current through V _{CC} or GND | ±260 mA |
| Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package | 1.2 W |
| Storage temperature range, T _{stq} | –65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



SCAS678B - MAY 2002 - REVISED JULY 2002

recommended operating conditions (see Note 3)

| | | MIN | MAX | UNIT |
|----------------|------------------------------------|-----|-----|------|
| Vcc | Supply voltage (see Note 4) | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | V |
| ٧ _I | Input voltage | 0 | VCC | V |
| ٧o | Output voltage | 0 | VCC | V |
| ІОН | High-level output current | | -16 | mA |
| loL | Low-level output current | | 16 | mA |
| Δt/Δν | Input transition rise or fall rate | 0 | 10 | ns/V |
| TA | Operating free-air temperature | -40 | 125 | °C |

NOTES: 3. Unused inputs should be tied to V_{CC} through a pullup resistor of approximately 5 k Ω or greater to prevent them from floating. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | Vaa | T, | գ = 25°C | ; | MINI | MAV | UNIT |
|-------------------|--|-------|------|----------|------|------|------------|------|
| PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | 0. | IVIAA | UNIT |
| | I _{OH} = -50 μA | 4.5 V | 4.4 | | | 4.4 | | |
| | ΙΟΗ = -50 μΑ | 5.5 V | 5.4 | | | 5.4 | | |
| Voн | I _{OH} = -16 mA | 4.5 V | 3.94 | | | 3.7 | | V |
| | 10H = -10 IIIA | 5.5 V | 4.94 | | | 4.7 | | |
| | $I_{OH} = -24 \text{ mA}^{\dagger}$ | 5.5 V | | | | 3.85 | | |
| | I. = 50 vA | 4.5 V | | | 0.1 | | 0.1 | |
| | I _{OL} = 50 μA | 5.5 V | | | 0.1 | | 0.1 | V |
| VOL | lo 16 mA | 4.5 V | | | 0.36 | | 0.5 | |
| | I _{OL} = 16 mA | 5.5 V | | | 0.36 | | 0.5 | |
| | $I_{OL} = 24 \text{ mA}^{\dagger}$ | 5.5 V | | | | | 0.5 0.5 | |
| lį | $V_I = V_{CC}$ or GND | 5.5 V | | | ±0.1 | | ±1 | μΑ |
| loz | $V_O = V_{CC}$ or GND | 5.5 V | | | ±0.5 | | ±10 | μΑ |
| ICC | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 8 | | 160 | μΑ |
| ΔlCC [‡] | One input at 3.4 V, Other inputs at GND or V _{CC} | 5.5 V | | | 0.9 | | 1 | mA |
| C _i | $V_I = V_{CC}$ or GND | 5 V | | 4.5 | | | | pF |
| Co | $V_I = V_{CC}$ or GND | 5 V | | 12 | | | | pF |

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | $T_A = 2$ | T _A = 25°C | | MAX | UNIT |
|-----------------|-----------------------------|-----------|-----------------------|-----|-----|------|
| | | MIN | MAX | MIN | WAA | ONIT |
| t _W | Pulse duration, LE high | 4 | | 4 | | ns |
| t _{su} | Setup time, data before LE↓ | 1 | | 1 | | ns |
| th | Hold time, data after LE↓ | 5 | | 5 | | ns |



^{4.} All V_{CC} and GND pins must be connected to the proper-voltage power supply.

[‡] This is the increase in supply current for each input that is at one of the specified TTL-voltage levels rather than 0 V to V_{CC}.

SN74ACT16373Q-EP 16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS SCAS678B - MAY 2002 - REVISED JULY 2002


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | T, | գ = 25°C | ; | MIN | MAX | UNIT |
|------------------|---------|----------|-----|----------|------|--------|------|-------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | TYP | MAX | IVIIIV | WAX | Olvii |
| t _{PLH} | D | Q | 3.8 | 7.9 | 9.4 | 3.8 | 11.8 | ns |
| ^t PHL | В | Ι Γ | 3.1 | 8.2 | 9.7 | 3.1 | 13 | 115 |
| tPLH | LE | Q | 4.6 | 9.3 | 10.8 | 4.6 | 13.7 | ns |
| t _{PHL} | | | 4.5 | 9.1 | 10.5 | 4.5 | 13 | |
| ^t PZH | ŌĒ | Q | 3.1 | 8 | 9.5 | 3.1 | 13 | 20 |
| tPZL | OE | y | 3.8 | 9.4 | 11.1 | 3.8 | 15.1 | ns |
| ^t PHZ | ŌĒ | Q | 5.3 | 8.6 | 9.9 | 5.3 | 11 | ne |
| t _{PLZ} | OE | 3 | 4.3 | 7.4 | 8.7 | 4.3 | 9.8 | ns |

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST COI | TYP | UNIT | | | |
|--|---|------------------|----------------------------------|-------------|-----|-----|--|
| C . Down discinstion conscitones not letch | | Outputs enabled | C _I = 50 pF, f = 1 MH | | 43 | nE. | |
| C _{pd} | Power dissipation capacitance per latch | Outputs disabled | CL = 50 pr, | I = I IVITZ | 4.5 | pF | |

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f = 3~ns$, $t_f = 3~ns$.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|----------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
| SN74ACT16373QDLREP | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ACT16373QEP |
| SN74ACT16373QDLREP.A | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ACT16373QEP |
| V62/03602-01XE | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ACT16373QEP |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | U | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ACT16373QDLREP | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ACT16373QDLREP | SSOP | DL | 48 | 1000 | 356.0 | 356.0 | 53.0 |

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated