





SN74AC240-Q1

SCAS785B - OCTOBER 2004 - REVISED MARCH 2024

SN74AC240-Q1 Automotive Octal Buffer/Driver with 3-State Outputs

1 Features

Texas

- · Qualified for automotive applications
- Operation of 2V to 6V V_{CC}
- Inputs accept voltages to 6V
- Max t_{pd} of 6.5ns at 5V

INSTRUMENTS

2 Applications

- Debounce a switch
- · Redrive digital signals
- Drive transmission lines with logic


3 Description

This octal buffer and line driver is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

Package Information

	V		
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾
SN74AC240-Q1	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm

- (1) For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 Recommended Operating Conditions	4
5.3 Thermal Information	4
5.4 Electrical Characteristics	<mark>5</mark>
5.5 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V	5
5.6 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$	6
5.7 Operating Characteristics	6
6 Parameter Measurement Information	7
7 Detailed Description	<mark>8</mark>
7.1 Overview	<mark>8</mark>

7.2 Functional Block Diagram	8
7.3 Device Functional Modes	8
8 Application and Implementation	9
8.1 Power Supply Recommendations	
8.2 Layout.	9
9 Device and Documentation Support	. 11
9.1 Documentation Support (Analog)	
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	. 11
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	. 11
9.6 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	. 11



4 Pin Configuration and Functions

			_	
d	1	U	20] v _{cc}
Ц	2		19	20E
	3		18] 1Y1
Π	4		17] 2A4
D	5		16] 1Y2
D	6		15	2A3
	7		14] 1Y3
d	8		13	2A2
	9		12] 1Y4
q	10		11	2A1
		3 4 5 6 7 8 9		2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12

Figure 4-1. DW or PW Package (Top View)

Table 4-1. Pin Functions

NAME ⁽¹⁾	PIN	TYPE	DESCRIPTION
10E	1	I	Output enable 1
1A1	2		1A1 input
2Y4	3	0	2Y4 output
1A2	4	I	1A2 input
2Y3	5	0	2Y3 output
1A3	6	I	1A3 input
2Y2	7	0	2Y2 output
1A4	8	I	1A4 input
2Y1	9	0	2Y1 output
GND	10	—	Ground pin
2A1	11	I	2A1 input
1Y4	12	0	1Y4 output
2A2	13	I	2A2 input
1Y3	14	0	1Y3 output
2A3	15		2A3 input
1Y2	16	0	1Y2 output
2A4	17	I	2A4 input
1Y1	18	0	1Y1 output
20E	19	I	Output enable 2
VCC	20	_	Power pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{cc}	Supply voltage range		-0.5	7	V
V _I ⁽²⁾	Input voltage range		-0.5	V _{CC} + 0.5	V
V ₀ ⁽²⁾	Output voltage range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	$(V_{I} < 0 \text{ or } V_{I} > V_{CC})$		±20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
I _O	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±50	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	6	V
		V _{CC} = 3 V	2.1		
V _{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15		V
		V _{CC} = 5.5 V	3.85		
		V _{CC} = 3 V		0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V		1.35	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage	· · · ·	0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 3 V		-12	
I _{OH}	High-level output current	V _{CC} = 4.5 V		-24	mA
		V _{CC} = 5.5 V		-24	
		V _{CC} = 3 V		12	
I _{OL}	Low-level output current	V _{CC} = 4.5 V		24	mA
		V _{CC} = 5.5 V		24	
Δt/Δv	Input transition rise or fall rate	·		8	ns/V
T _A	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

5.3 Thermal Information

		DW	PW	UNIT
		20 PINS	20 PINS	UNIT
Re	_{eJA} Junction-to-ambient thermal resistance ⁽²⁾	58	126.2	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.



5.4 Electrical Characteristics

PARAMETER		TEST CONDITIONS	Vcc		⊆ 25°C	,	T _A = -40 125		T _A = -40 85°		UNIT		
				MIN	TYP	MAX	MIN	MAX	MIN	MAX			
			3 V	2.9			2.9		2.9				
	I _{OH} = -50 μA	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4				
			5.5 V	5.4			5.4		5.4				
V _{OH}		I _{OH} = −12 mA	3 V	2.56			2.4		2.46		v		
V OH		I _{OH} = −24 mA	4.5 V	3.86			3.7		3.76		v		
			5.5 V	4.86			4.7		4.76				
		$I_{OH} = -50 \text{ mA}^{(1)}$	5.5 V				3.85						
		$I_{OH} = -75 \text{ mA}^{(1)}$	5.5 V						3.85				
			3 V			0.1		0.1		0.1			
		I _{OL} = 50 μA	I _{OL} = 50 μA	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
			5.5 V			0.1		0.1		0.1			
V _{OL}		I _{OL} = 12 mA	3 V			0.36		0.5		0.44	v		
VOL		I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	v		
			5.5 V			0.36		0.5		0.44			
		I _{OL} = 50 mA ⁽¹⁾	5.5 V					1.65					
		I _{OL} = 75 mA ⁽¹⁾	5.5 V							1.65			
L	Data inputs	V _I = V _{CC} or GND	- 5.5 V			±0.1		±1		±1	μA		
I 	Control inputs	V _I = V _{CC} or GND	- 5.5 V			±0.1		±1		±1	μΑ		
I _{OZ} (2)		$V = V_{CC}$ or GND, $V(OE) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±5		±2.5	μA		
I _{CC}		$V_{I} = V_{CC} \text{ or }$ GND, $I_{O} = 0$	5.5 V			4		80		40	μA		
Ci		V _I = V _{CC} or GND	5 V		2.5						pF		

over recommended operating free-air temperature range (unless otherwise noted)

(1) Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

(2) For I/O ports, the parameter I_{OZ} includes the input leakage current.

5.5 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	FROM (INPUT) TO (OUTPUT)		T _A = 25°C			°C TO °C	T _A = -40°C TO 85°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	٨	Y	1.5	6	8	1	11	1	9	20
t _{PHL}	A	Ť	1.5	5.5	8	1	10.5	1	8.5	ns
t _{PZH}		Y	1.5	6	10.5	1	11.5	1	11	20
t _{PZL}	ŌĒ		1.5	7	10	1	13	1	11	ns
t _{PHZ}	ŌE		1.5	7	10	1	12.5	1	10.5	
t _{PLZ}		T	1.5	7.5	10.5	1	13.5	1	11.5	ns



5.6 Switching Characteristics, V_{CC} = 5 V \pm 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT) TO (OUTPUT)		T _A = 25°C		T _A = −40°C TO 125°C		T _A = -40°C TO 85°C		UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	٨	v	1.5	4.5	6.5	1	8.5	1	7	no	
t _{PHL}	A	I	1.5	4.5	6	1	8	1	6.5	ns	
t _{PZH}	ŌĒ	Y	1.5	5	7	1	9	1	8		
t _{PZL}	GE		T		1.5	5.5	8	1	10.5	1	8.5
t _{PHZ}		ŌE Y	2.5	6.5	9	1	10.5	1	9.5		
t _{PLZ}	UE		2	6.5	9	1	11	1	9.5	ns	


5.7 Operating Characteristics

V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	C _L = 50 pF, f = 1 MHz	45	pF



6 Parameter Measurement Information



A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	Open




7 Detailed Description

7.1 Overview

The SN74AC240 device is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram





7.3 Device Functional Modes

INPU	тѕ	ΟυΤΡυΤ Υ
ŌĒ	Α	OULDIT
L	Н	L
L	L	Н
Н	X	Z



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

8.2 Layout

8.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



8.2.2 Layout Example




Figure 8-1. Example Layout for the SN74AC240-Q1

9 Device and Documentation Support

9.1 Documentation Support (Analog)

9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER SAMPLE & BUY		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY						
SN74AC240-Q1	Click here	Click here	Click here	Click here	Click here						

Table 9-1. Related Links

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (January 2008) to Revision B (March 2024)

Page

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AC240QPWRG4Q1	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC240Q
SN74AC240QPWRG4Q1.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC240Q
SN74AC240QPWRQ1	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC240Q
SN74AC240QPWRQ1.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC240Q
SN74AC240QPWRQ1.B	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC240Q

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

24-Jul-2025

OTHER QUALIFIED VERSIONS OF SN74AC240-Q1 :

• Catalog : SN74AC240

• Military : SN54AC240

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC240QPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AC240QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC240QPWRG4Q1	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AC240QPWRQ1	TSSOP	PW	20	2000	353.0	353.0	32.0

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated