

# SN74AC165-Q1 Automotive 8-Bit Parallel Input Shift Register

### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1: -40°C to +125°C
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C4B
- Available in wettable flank QFN package
- Wide operating range of 1.5V to 6V
- Inputs accept voltages up to 6V
- Continuous ±24mA output drive at 5V
- Supports up to ±75mA output drive at 5V in short bursts
- Drives 50Ω transmission lines
- Maximum t<sub>pd</sub> of 10.1ns at 5V, 50pF load

## 2 Applications

- Increase the number of inputs on a microcontroller
- Read in board revision


## 3 Description

The SN74AC165-Q1 is an 8-bit parallel-load shift register with serial data input (SER), standard and inverted serial outputs  $(Q_H, \overline{Q}_H)$ , and clock inhibit input (CLK INH).

### **Package Information**

PART NUMBER	PART NUMBER PACKAGE <sup>(1)</sup>		BODY SIZE(3)
SN74AC165-Q1	BQB (WQFN, 16)	3.6mm × 2.6mm	3.6mm × 2.6mm
311/4AC 103-Q1	PW (TSSOP, 16)	6.4mm × 5mm	5mm × 4.4mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features	1	7.3 Feature Description	12
2 Applications	1	7.4 Device Functional Modes	14
3 Description		8 Application and Implementation	15
4 Pin Configuration and Functions	3	8.1 Application Information	15
5 Specifications	4	8.2 Typical Application	
5.1 Absolute Maximum Ratings		8.3 Power Supply Recommendations	
5.2 ESD Ratings		8.4 Layout	17
5.3 Recommended Operating Conditions		9 Device and Documentation Support	
5.4 Thermal Information	4	9.1 Receiving Notification of Documentation Updates	19
5.5 Electrical Characteristics	<mark>5</mark>	9.2 Support Resources	19
5.6 Timing Characteristics	<mark>5</mark>	9.3 Trademarks	19
5.7 Switching Characteristics	7	9.4 Electrostatic Discharge Caution	19
5.8 Typical Characteristics	8	9.5 Glossary	
6 Parameter Measurement Information		10 Revision History	19
7 Detailed Description	12	11 Mechanical, Packaging, and Orderable	
7.1 Overview	12	Information	19
7.2 Functional Block Diagram	12		



# **4 Pin Configuration and Functions**




Figure 4-1. PW Package, 16-Pin TSSOP (Top View)




Figure 4-2. BQB Package, 16-Pin WQFN (Transparent Top View)

**Table 4-1. Pin Functions** 

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
SH/LD	1	I	Shift or load mode select
CLK	2	I	Shift register clock
E	3	I	E register data
F	4	I	F register data
G	5	I	G register data
Н	6	I	H register data
Q <sub>H</sub>	7	0	Inverted shift register output
GND	8	G	Ground
Q <sub>H</sub>	9	0	Shift register output
SER	10	I	Serial data input
Α	11	I	A register data
В	12	I	B register data
С	13	I	C register data
D	14	I	D register data
CLK INH	15	I	Clock inhibit
V <sub>CC</sub>	16	Р	Positive supply
Thermal pa	d <sup>(2)</sup>	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

<sup>(1)</sup> I = input, O = output, P = power, G = ground

<sup>(2)</sup> For BQB package only

## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$V_{I} < -0.5V \text{ or } V_{I} > V_{CC} + 0.5V$		±20	mA
I <sub>OK</sub>	Output clamp current	$V_{O}$ < -0.5V or $V_{O}$ > $V_{CC}$ + 0.5V		±50	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±50	mA
	Continuous output current through V <sub>CC</sub> or GND			±200	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V

<sup>(1)</sup> AEC Q100-002 indicate that HBM stressing shall be in accordrance with the ANSI/ESDA/JEDEC JS-001 specification.

## 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	·	1.5	6	V	
VI	Input Voltage		0	V <sub>CC</sub>	V	
Vo	Output Voltage		0	V <sub>CC</sub>	V	
	High-level output current	V <sub>CC</sub> = 1.8V		-1		
		V <sub>CC</sub> = 2.5V		-2	m ^	
I <sub>OH</sub>		V <sub>CC</sub> = 3V		-12	mA	
		V <sub>CC</sub> = 4.5V to 6V		-24		
		V <sub>CC</sub> = 1.8V		1		
	Low level output ourrent	V <sub>CC</sub> = 2.5V		2	m ^	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3V		12	mA	
		V <sub>CC</sub> = 4.5V to 6V		24		
T <sub>A</sub>	Operating free-air temperature	·	-40	125	°C	

### **5.4 Thermal Information**

PACKAGE	PINS			THERMAL	METRIC <sup>(1)</sup>	UNIT		
PACKAGE	PINS	$R_{\theta JA}$	R <sub>0JC(top)</sub>	$R_{\theta JB}$	$\Psi_{ m JT}$	$\Psi_{JB}$	R <sub>0JC(bot)</sub>	UNII
PW (TSSOP)	16	140	80	90	30	90	N/A	°C/W

Product Folder Links: SN74AC165-Q1

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



#### www.ti.com

PACKAGE	PINS			THERMAL	METRIC <sup>(1)</sup>			UNIT
PACKAGE	PINS	R <sub>0JA</sub>	R <sub>0JC(top)</sub>	R <sub>0JB</sub>	$\Psi_{JT}$	$\Psi_{JB}$	R <sub>0JC(bot)</sub>	ONII
BQB (WQFN)	16	91.2	95.1	61.4	18.0	61.2	38.0	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

## **5.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		1.5V	1.4	1.49		
		1.8V	1.7	1.79		
	I = 50A	2.5V	2.4	2.49		
	I <sub>OH</sub> = -50μA	3V	2.9	2.99		
		4.5V	4.4	4.49		
Vон		6V	5.4	5.99		V
	I <sub>OH</sub> = -1mA	1.8V	1.44			V
	I <sub>OH</sub> = -2mA	2.5V	2			
	I <sub>OH</sub> = -12mA	3V	2.4			
	I <sub>OH</sub> = -24mA	4.5V	3.7			
	I <sub>OH</sub> = -24mA	6V	4.7			
	I <sub>OH</sub> = -75mA	6V	3.85			
		1.5V		0.01	0.1	
	L 50.4	1.8V		0.01	0.1	
		2.5V		0.01	0.1	
	I <sub>OL</sub> = 50μA	3V		0.01	0.1	
		4.5V		0.01	0.1	
		6V		0.01	0.1	V
$V_{OL}$	I <sub>OL</sub> = 1mA	1.8V			0.36	V
	I <sub>OL</sub> = 2mA	2.5V			0.5	
	I <sub>OL</sub> = 12mA	3V			0.5	
	I <sub>OL</sub> = 24mA	4.5V			0.5	
	I <sub>OL</sub> = 24mA	6V			0.5	
	I <sub>OL</sub> = 75mA	6V			1.65	
I <sub>I</sub>	V <sub>I</sub> = 6V or GND	0V to 6V			±1	μΑ
I <sub>cc</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	6V			20	μΑ
Cı	V <sub>I</sub> = V <sub>CC</sub> or GND	5V		2		pF

## **5.6 Timing Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V <sub>cc</sub>	-40°C to 125°C	UNIT
				MIN MAX	
			1.5V	40	MHz
£	Clock from an analy		3.3V ± 0.3V	125	MHz
†clock	Clock frequency		5V ± 0.5V	175	MHz
			6V	195	MHz

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V <sub>cc</sub>	-40°C to 125°C	UNIT
				MIN MAX	
			1.5V	50	ns
		SH/LD low	$3.3V \pm 0.3V$	10	ns
		SI I/LD IOW	5V ± 0.5V	8	ns
t	Pulse duration		6V	6	ns
t <sub>W</sub>	i dise duration		1.5V	50	ns
	Setup time	CLK high or low	$3.3V \pm 0.3V$	10	ns
		CLK High of low	5V ± 0.5V	8	ns
			6V	6	ns
			1.5V	50	ns
		SU/D high before CLVA	3.3V ± 0.3V	10	ns
		SH/LD high before CLK↑	5V ± 0.5V	8	ns
			6V	6	ns
			1.5V	50	ns
		OFP hafara OLIVA	3.3V ± 0.3V	10	ns
		SER before CLK↑	5V ± 0.5V	8	ns
	0 ( "		6V	6	ns
tsu	Setup time	CLK INH before CLK↑	1.5V	50	ns
			3.3V ± 0.3V	10	ns
			5V ± 0.5V	8	ns
			6V	6	ns
		Data (A-H) before SH/LD↓	1.5V	50	ns
			3.3V ± 0.3V	10	ns
			5V ± 0.5V	8	ns
			6V	6	ns
			1.5V	50	ns
			3.3V ± 0.3V	10	ns
		SH/ <del>LD</del> high after CLK↑	5V ± 0.5V	8	ns
			6V	6	ns
			1.5V	50	ns
		255 6 2144	3.3V ± 0.3V	10	ns
		SER after CLK↑	5V ± 0.5V	8	ns
			6V	6	ns
t <sub>H</sub>	Hold time		1.5V	50	ns
			3.3V ± 0.3V	10	ns
		CLK INH after CLK↑	5V ± 0.5V	8	ns
			6V	6	ns
			1.5V	50	ns
			3.3V ± 0.3V	10	ns
		Data (A-H) after SH/LD↓	5V ± 0.5V	8	ns
			6V	6	ns




Figure 5-1. Timing Diagram

## **5.7 Switching Characteristics**

over operating free-air temperature range;  $C_L$  = 50pF typical values measured at  $T_A$  = 25°C (unless otherwise noted). See Parameter Measurement Information


DADAMETED	EDOM (INDUT)	TO (OUTPUT)	V	-40°C	to 125°	C	LINUT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
			1.5V			43.8	ns
	CLK or CLK INH	0.000	3.3V ± 0.3V			14.6	ns
	CLK OF CLK INFI	$Q_H$ or $\overline{Q}_H$	5V ± 0.5V			10.1	ns
			6V			8.4	ns
	SH/LD	$Q_H$ or $\overline{Q}_H$	1.5V			57.5	ns
4			3.3V ± 0.3V			18.6	ns
t <sub>pd</sub>			5V ± 0.5V			12.7	ns
			6V			10.4	ns
			1.5V			49.2	ns
	Н	0.000	3.3V ± 0.3V			16.1	ns
	П	$Q_H$ or $\overline{Q}_H$	5V ± 0.5V			11.1	ns
			6V			9.1	ns
C <sub>PD</sub> <sup>(1)</sup>	CLK or CLK INH	Q <sub>H</sub>	5V		120		pF

<sup>(1)</sup> Power dissipation capacitance measured with  $C_L = 50pF$ , F = 1MHz




## 5.8 Typical Characteristics

T<sub>A</sub> = 25°C (unless otherwise noted)



## 5.8 Typical Characteristics (continued)


T<sub>A</sub> = 25°C (unless otherwise noted)





# **5.8 Typical Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise noted)




### **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz,  $Z_O = 50\Omega$ ,  $t_t < 2.5$ ns.

For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured individually with one input transition per measurement.






Figure 6-2. Voltage Waveforms, Pulse Duration

(1)  $C_L$  includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs






Figure 6-3. Voltage Waveforms, Setup and Hold Times



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

Figure 6-4. Voltage Waveforms Propagation Delays



(1) The greater between  $t_{\text{r}}$  and  $t_{\text{f}}$  is the same as  $t_{\text{t}}$ .

Figure 6-5. Voltage Waveforms, Input and Output Transition Times

## 7 Detailed Description

#### 7.1 Overview

The SN74AC165-Q1 device is an 8-bit parallel-load shift register that, when clocked, shifts the data toward a serial ( $Q_H$ ) output. Parallel-in access to each stage is provided by eight individual direct data (A-H) inputs that are enabled by a low level at the shift/load (SH/ $\overline{LD}$ ) input. The SN74AC165-Q1 device also features a clock-inhibit (CLK INH) function and a complementary serial ( $\overline{Q}_H$ ) output.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/\overline{LD} is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Because a low CLK and a low-to-high transition of CLK INH also accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/\overline{LD} is held high. While SH/\overline{LD} is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or SER inputs.

## 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic) for SN74AC165-Q1

## 7.3 Feature Description

### 7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important to limit the output power of the device to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs must be left disconnected.

### 7.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

Product Folder Links: SN74AC165-Q1

## 7.3.3 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law  $(R = V \div I)$ .

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a  $10k\Omega$  resistor, however, is recommended and will typically meet all requirements.

#### 7.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet where packages include this feature.




Figure 7-2. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in Figure 7-2, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.

#### 7.3.5 Clamp Diode Structure

As shown in Figure 7-3, the inputs and outputs to this device have both positive and negative clamping diodes.

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.






Figure 7-3. Electrical Placement of Clamping Diodes for Each Input and Output

## 7.4 Device Functional Modes

Table 7-1 and Table 7-2 list the functional modes of the SN74AC165-Q1.

**Table 7-1. Operating Mode Table** 

	FUNCTION				
SH/LD	CLK	CLK INH	FUNCTION		
L	X	X	Parallel load <sup>(2)</sup>		
Н	Н	X	No change		
Н	Х	Н	No change		
Н	L	1	Shift <sup>(3)</sup>		
Н	1	L	Shift <sup>(3)</sup>		

- (2) Parallel load: Values at inputs A through H are loaded to respective internal registers.
- (3) Shift: Content of each internal register shifts towards serial output Q<sub>H</sub>. Data at SER is shifted into the first register.

**Table 7-2. Output Function Table** 

INTERNAL RE	GISTERS <sup>(1)</sup> (2)	OUTPUTS <sup>(3)</sup>			
A — G	Н	Q	Q		
X	L	L	Н		
X	Н	Н	L		

- (1) Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
- (2) H = High voltage level, L = Low voltage level, X = Don't care
- (3) H = Driving high, L = Driving low

Product Folder Links: SN74AC165-Q1

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The SN74AC165-Q1 is a parallel-input shift register, which can significantly reduce the number of required inputs on a system controller in some applications. Parallel data is loaded into the shift register, then the stored data can be loaded into a serial input of the system controller by clocking the shift register.

Multiple shift registers can be cascaded to provide more data inputs while still only using a single serial input to the system controller. This process is primarily limited by the required data input rate and timing characteristics of the selected shift register, as defined in the *Timing Characteristics* and *Switching Characteristics* tables.

An example block diagram is shown for using a single shift register in the Typical Application Block Diagram.

## 8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

#### 8.2.1 Design Requirements

#### 8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AC165-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AC165-Q1 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74AC165-Q1 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74AC165-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 8.2.1.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AC165-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A  $10k\Omega$  resistor value is often used due to these factors.

The SN74AC165-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

### 8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

### 8.2.2 Detailed Design Procedure

Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the
device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the Layout
section.

Product Folder Links: SN74AC165-Q1

- 2. Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74AC165-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})\Omega$ . Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

### 8.2.3 Application Curve




Figure 8-2. Application Timing Diagram

## 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A  $0.1\mu F$  capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The  $0.1\mu F$  and  $1\mu F$  capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 8.4 Layout

# 8.4.1 Layout Guidelines

- Bypass capacitor placement
  - Place near the positive supply terminal of the device
  - Provide an electrically short ground return path
  - Use wide traces to minimize impedance
  - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
  - 8mil to 12mil trace width
  - Lengths less than 12cm to minimize transmission line effects
  - Avoid 90° corners for signal traces
  - Use an unbroken ground plane below signal traces
  - Flood fill areas around signal traces with ground
  - Parallel traces must be separated by at least 3x dielectric thickness
  - For traces longer than 12cm
    - Use impedance controlled traces
    - · Source-terminate using a series damping resistor near the output
    - · Avoid branches; buffer each signal that must branch separately



### 8.4.2 Layout Example




Figure 8-3. Example Trace Corners for Improved Signal Integrity




Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity

Product Folder Links: SN74AC165-Q1



## 9 Device and Documentation Support

## 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### 

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 20-Jun-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74AC165PWRQ1	Active	Production	TSSOP (PW)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC165Q
SN74AC165WBQBRQ1	Active	Production	WQFN (BQB)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC165Q
SN74AC165WBQBRQ1.A	Active	Production	WQFN (BQB)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC165Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AC165-Q1:

Catalog: SN74AC165

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 20-Jun-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$  Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Jun-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC165PWRQ1	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AC165WBQBRQ1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1

www.ti.com 20-Jun-2025



## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	SN74AC165PWRQ1	TSSOP	PW	16	3000	353.0	353.0	32.0	
ĺ	SN74AC165WBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0	

2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

**INDSTNAME** 




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



**INDSTNAME** 




#### NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



**INDSTNAME** 



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated