SCBS158E - JANUARY 1991 - REVISED MAY 1997

- State-of-the-Art *EPIC-*II*B*TM BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Buffered Control Inputs to Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (NT) and Ceramic (JT) DIPs

description


These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable ($\overline{\text{CLKEN}}$) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, thus latching the outputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the nine Q outputs to go low, independently of the clock.

(TOP \	/IEW)	
<u>oe</u> [1	24]v _{cc}
1D[2	23]1Q
2D [3	22] 2Q
3D[4	21] 3Q
4D[5	20]4Q
5D[6	19] 5Q
6D [7	18]6Q
7D[8	17]7Q
8D [9	16] 8Q
9D [10	15] 9Q
CLR[11	14	CLKEN
GND[12	13] CLK

SN54ABT823 ... JT OR W PACKAGE SN74ABT823 ... DB, DW, OR NT PACKAGE

SN54ABT823 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT823 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT823 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

SCBS158E - JANUARY 1991 - REVISED MAY 1997

FUNCTION TABLE (each flip-flop)

		INPUTS			OUTPUT							
OE	CLR	CLKEN	CLK	D	Q							
L	L	Х	Х	Х	L							
L	Н	L	\uparrow	Н	н							
L	Н	L	\uparrow	L	L							
L	Н	Н	Х	Х	Q ₀							
н	Х	Х	Х	Х	Z							


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, and W packages.



logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Voltage range applied to any output in the high or power-off state, V_O Current into any output in the low state, I_O : SN54ABT823 SN74ABT823 Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Backage thermal impedance A_{VV} (see Note 2): DB package	-0.5 V to 7 V -0.5 V to 5.5 V 96 mA 128 mA 18 mA 50 mA
Package thermal impedance, θ_{JA} (see Note 2): DB package	
DW package	81°C/W
NT package	67°C/W
Storage temperature range, T _{stg} –	65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SN54ABT823, SN74ABT823 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS158E – JANUARY 1991 – REVISED MAY 1997

recommended operating conditions (see Note 3)

		SN54A	BT823	SN74A	BT823	UNIT
		MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-32	mA
IOL	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T _A = 25°C			BT823	SN74A	BT823	UNIT
ARAMETER	TESTCON	DITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lı = –18 mA			-1.2		-1.2		-1.2	V
	V _{CC} = 4.5 V,	IOH = -3 mA	2.5			2.5		2.5		
	V _{CC} = 5 V,	IOH = -3 mA	3			3		3		v
VOH	$V_{00} = 45 V_{0}$	I _{OH} = -24 mA	2			2				v
	$V_{CC} = 4.5 V$	I _{OH} = -32 mA	2*					2		
Mar.	$\lambda = 45 \lambda$	I _{OL} = 48 mA			0.55		0.55			V
VOL	V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}				100						mV
l	V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μA
IOZPU [‡]	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$	5 V to 2.7 V, OE = X			±50		±50		±50	μA
IOZPD [‡]	$V_{CC} = 2.1 V \text{ to } 0, V_{O} = 0.9$	$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$					±50		±50	μA
IOZH	V _{CC} = 2.1 V to 5.5 V, V _O =	= 2.7 V, OE ≥ 2 V			10§		10§		10§	μA
IOZL	V _{CC} = 2.1 V to 5.5 V, V _O =	= 0.5 V, OE ≥ 2 V			–10§		-10§		-10§	μA
l _{off}	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$			±100				±100	μA
ICEX	$V_{CC} = 5.5 \text{ V}, \text{ V}_{O} = 5.5 \text{ V}$	Outputs high			50		50		50	μA
۱ ₀ ¶	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA
		Outputs high		1	250		250		250	μA
ICC	$V_{CC} = 5.5 \text{ V}, \text{ I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low		24	38		38		38	mA
	vi = vCC or GND	Outputs disabled		0.5	250		250		250	μΑ
$\Delta I_{CC}^{\#}$	$V_{CC} = 5.5$ V, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	mA
Ci	V _I = 2.5 V or 0.5 V			4						pF
Co	V _O = 2.5 V or 0.5 V			7						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] This parameter is characterized, but not production tested.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS158E - JANUARY 1991 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} = 5 V, T _A = 25°C		SN54ABT823		SN74ABT823		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	125	0	125	0	125	MHz
		CLR low	5.5		5.5		5.5		
tw	Pulse duration	CLK high	2.9		2.9		2.9		ns
		CLK low	3.8		3.8		3.8		
		CLR inactive	2.5		2.5		2.5		
	Setup time before CLK↑	Data	2.1		2.1		2.1		
t _{su}	Setup time before CLK1	CLKEN high	2		2		2		ns
		CLKEN low	3.3		3.3		3.3		
		Data	1.3		1.3		1.3		
th	Hold time after CLK↑	CLKEN high	1		1		1		ns
		CLKEN low	2		2		2		


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT823		SN74ABT823		UNIT	
	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
fmax			125	200		125		125		MHz	
^t PLH	CLK	Q	2.1	4.3	5.9	2.1	8.1	2.1	6.8	ns	
^t PHL	ULK	Q .	2.2	4.4	6.1	2.2	7	2.2	6.7	113	
^t PHL	CLR	Q	2	4.1	6.3	2	7.3	2	7.1	ns	
^t PZH	OE	0	1	3	4.7†	1	6.3	1	6†	-	
^t PZL	OE	Q	2.2	4.1	5.6	2.2	6.6	2.2	6.5†	ns	
^t PHZ	OE	Q	2.7	4.8	6.5†	2.7	7.7	2.7	7.5†	-	
^t PLZ	UE	Ŷ	1.9	5	6.4	1.9	7.4	1.9	6.9	ns	

[†] This data sheet limit may vary among suppliers.



SCBS158E - JANUARY 1991 - REVISED MAY 1997




PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.







PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9450801Q3A	Active	Production	LCCC (FK) 28	42 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9450801Q3A SNJ54 ABT823FK
SN74ABT823DBR	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB823
SN74ABT823DBR.B	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB823
SN74ABT823DBRG4	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB823
SN74ABT823DBRG4.B	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB823
SN74ABT823DW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT823
SN74ABT823DW.B	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT823
SN74ABT823DWR	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT823
SN74ABT823DWR.B	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT823
SNJ54ABT823FK	Active	Production	LCCC (FK) 28	42 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9450801Q3A SNJ54 ABT823FK

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com

17-Jun-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT823, SN74ABT823 :

• Catalog : SN74ABT823

• Military : SN54ABT823

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT823DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74ABT823DBRG4	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74ABT823DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT823DBR	SSOP	DB	24	2000	353.0	353.0	32.0
SN74ABT823DBRG4	SSOP	DB	24	2000	353.0	353.0	32.0
SN74ABT823DWR	SOIC	DW	24	2000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ABT823DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74ABT823DW.B	DW	SOIC	24	25	506.98	12.7	4826	6.6

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated