SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

•	Members of the Texas Instruments <i>Widebus</i> ™ Family	SN54ABT1 SN74ABT1	6841	. DL	PACKAGE
•	State-of-the-Art <i>EPIC</i> -II <i>B</i> ™ BiCMOS Design Significantly Reduces Power Dissipation	1 <u>0e</u> [] 1LE
•	ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)	1Q1 [1Q2 [GND [2 3	55 54] 1D1] 1D2] GND
•	Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17	1Q3 [1Q4 [5 6	52 51] 1D3] 1D4
•	Typical V _{OLP} (Output Ground Bounce) < 0.8 V at V _{CC} = 5 V, T _A = 25°C	V _{CC} 1Q5	8	49	V _{CC} 1D5
•	High-Impedance State During Power Up and Power Down	1Q6 L 1Q7 [GND [10	47] 1D6] 1D7] GND
•	Distributed V _{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise	1Q8 1Q9	12	45	1 D8 1 D9
•	Flow-Through Architecture Optimizes PCB Layout	1Q10 2Q1	14	43	1D10 2D1
•	High-Drive Outputs (–32-mA I _{OH} , 64-mA I _{OL})	2Q2 [2Q3 [16	41	2D2 2D3
•	Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and	GND [2Q4 [18	39] GND 2D4
	380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center	2Q5 [20	37	2D5
_	Spacings	2Q6 V _{CC}	22	35	2D6 V _{CC}
desc	ription	2Q7 L			2D7
	These 20-bit latches feature 3-state outputs designed specifically for driving highly capacitive	2Q8 GND 2Q9	25	32	2D8 GND 2D9
	or relatively low-impedance loads. They are particularly suitable for implementing buffer	2Q10 2Q10	27	30	2D10

The 'ABT16841 can be used as two 10-bit latches or one 20-bit latch. The 20 transparent D-type latches provide true data at the outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

20E 28

29 2LE

A buffered output-enable $(1\overline{OE} \text{ or } 2\overline{OE})$ input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The output-enable input does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

registers, I/O ports, bidirectional bus drivers, and

working registers.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16841 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16841 is characterized for operation from -40° C to 85° C.

(each 10-bit latch)								
	INPUTS	OUTPUT						
OE	LE	D	Q					
L	Н	Н	Н					
L	Н	L	L					
L	L	Х	Q ₀					
Н	Х	Х	Z					

FUNCTION TABLE

logic symbol[†]


	1			1	
1 <mark>0E</mark>		EN2			
1LE	56	C1			
2 <mark>0E</mark>	28	EN4			
2LE	29	C3			
		L		-	
1D1	55	- 1D	2 ▽	2	1Q1
1D2	54		_ •	3	1Q2
1D2	52	 		5	1Q3
	51			6	
1D4	49	1		8	1Q4
1D5	48	1		9	1Q5
1D6	47			10	1Q6
1D7	45	-			1Q7
1D8	40	-		12	1Q8
1D9	44			13	1Q9
1D10	43	 		14	1Q10
	42		4 -	15	
2D1	41	- 3D	4 ▽	16	2Q1
2D2	40	1		17	2Q2
2D3	38	1		19	2Q3
2D4	37	-		20	2Q4
2D5		-			2Q5
2D6	36	-		21	2Q6
2D7	34			23	2Q7
2D8	33	<u> </u>		24	2Q8
2D9	31			26	2Q9
	30			27	
2D10					2Q10

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, Vo	–0.5 V to 5.5 V
Current into any output in the low state, I _O : SN54ABT16841	96 mA
SN74ABT16841	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54AB	Г16841	SN74AB	Г16841	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	VCC	0	VCC	V	
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TERTO	ONDITIONS	Т	A = 25°C	;	SN54AB	Г16841	SN74AB1	16841	UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lı = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
Varia		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		V
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v
		$V_{CC} = 4.3 \text{ V}$ $I_{OH} = -32 \text{ mA}$ 2^*			2		1				
VOL		Vcc = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.3 V	I _{OL} = 64 mA			0.55*			0.55	v	
V _{hys}					100						mV
łı		$V_{CC} = 0$ to 5.5 V	V, $V_I = V_{CC}$ or GND			±1				±1	μA
'I		$V_{CC} = 5 V, V_{I} =$					±5			μΛ	
ΙΟΖΡΙ	‡ر	$V_{CC} = 0 \text{ to } 2.1 \text{ V}$ $V_{O} = 0.5 \text{ V to } 2.1 \text{ V}$	V, 7 V, OE = X			±50		±50		±50	μA
IOZPE) [‡]	$V_{CC} = 2.1 V to$ $V_{O} = 0.5 V to 2.000 V_{O}$				±50		±50		±50	μΑ
I _{OZH}		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 2.7 \text{ V}, \overline{\text{OE}}$	5.5 V, ≥ 2 V			10		10		10	μA
I _{OZL}		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}}$	5.5 V, ≥ 2 V			-10		-10		-10	μΑ
loff		V _{CC} = 0,	$V_I \text{ or } V_O \leq 4.5 \text{ V}$			±100				±100	μΑ
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ
ΙΟ§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
	Outputs high					0.5		0.5			
ICC	Outputs low	V _{CC} = 5.5 V, I _O V _I = V _{CC} or GN				89		89		89	mA
	Outputs disabled					0.5		0.5		0.5	
∆ICC	I	V _{CC} = 5.5 V, Or Other inputs at V	ne input at 3.4 V, √ _{CC} or GND			1.5		1.5		1.5	mA
Ci		V _I = 2.5 V or 0.5	5 V		3.5						pF
Co		$V_{O} = 2.5 V \text{ or } 0.100$.5 V		7.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54AE	T16841	
		V _{CC} = 5 V, T _A = 25°C	MIN MAX	UNIT
		MIN MAX		
tw	Pulse duration, LE high or low	4	4	ns
t _{su}	Setup time, data before LE \downarrow	3	3	ns
t _h	Hold time, data after LE \downarrow	2.6	2.6	ns



SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN74AE	BT16841	
		V _{CC} = 5 V, T _A = 25°C	MIN MAX	UNIT
		MIN MAX		
tw	Pulse duration, LE high or low	4	4	ns
t _{su}	Setup time, data before LE \downarrow	1	1	ns
th	Hold time, data after LE \downarrow	2	2	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


				SN5	4ABT16	841		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	МАХ	UNIT
			MIN	TYP	MAX			
^t PLH	D	Q	1.1	3.2	4.3	1.1	5.7	ns
^t PHL	D	Q	1.6	3.5	4.5	1.6	5.3	113
^t PLH	LE	Q	1.1	3.2	4.4	1.1	5.6	ns
^t PHL		Q	1.6	3.4	5	1.6	5.5	115
^t PZH	OE	Q	1.2	3.2	4.7	1.2	5.8	ns
tPZL	ÛE	Q	1.7	3.6	5	1.7	5.7	115
^t PHZ	OE	Q	2.2	4.1	6.6	2.2	7.7	ns
tPLZ	UE	Q Q	1.9	4.4	5.8	1.2	8.4	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN7	4ABT16	841		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C MIN M			MAX	UNIT	
			MIN	TYP	MAX			
tPLH	D	Q	1.1	3.2	4.3	1.1	5	ns
^t PHL	D	Q Q	1.6	3.5	4.5	1.6	5.1	115
^t PLH	LE	Q	1.1	3.2	4.4	1.1	5	ns
^t PHL	LL	Q	1.6	3.4	4.6	1.6	5	115
^t PZH	ŌĒ	Q	1.2	3.2	4.7	1.2	5.7	ns
^t PZL	ÛE		1.7	3.6	5	1.7	5.6	115
^t PHZ	OE	Q	2.2	4.1	5.7	2.2	6.5	ns
^t PLZ	UE			4.4	5.8	1.9	7.1	115



SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74ABT16841DL	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16841
SN74ABT16841DL.B	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16841
SN74ABT16841DLR	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16841
SN74ABT16841DLR.B	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16841

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
r	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16841DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16841DLR	SSOP	DL	56	1000	356.0	356.0	53.0

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE




- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ABT16841DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74ABT16841DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated