SN74ABT125Q-Q1 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS686B - DECEMBER 2002 - REVISED JANUARY 2008

- Qualified for Automotive Applications
- Typical V_{OLP} (Output Ground Bounce)
 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-16-mA I_{OH}, 32-mA I_{OL})
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

D PACKAGE (TOP VIEW) 10E 14 V_{CC} 1A 🛮 2 13 **∏** 40E 1Y 🛮 3 12 🛮 4A 20E ∏ 4 11 | 4Y 10 T 3 OE 2A | 5 2Y **[**] 6 9 ∏ 3A GND [8 N 3Y

description/ordering information

The SN74ABT125Q-Q1 quadruple bus buffer gate features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION[†]

| T _A | PACI | PACKAGE [‡] ORDERABLE PART NUMBER | | TOP-SIDE MARKING |
|----------------|----------|--------------------------------------------|-----------------|---------------------|
| -40°C to 125°C | SOIC - D | Tape and reel | SN74ABT125QDRQ1 | ABT125Q |

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

FUNCTION TABLE (each buffer)

| INPL | JTS | OUTPUT |
|------|-----|--------|
| OE | Α | Υ |
| L | Н | Н |
| L | L | L |
| Н | Χ | Z |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | –0.5 V to 7 V |
|------------------------------------------------------------------------------------|-----------------|
| Input voltage range, V _I (see Note 1) | –0.5 V to 7 V |
| Voltage range applied to any output in the high or power-off state, V _O | –0.5 V to 5.5 V |
| Current into any output in the low state, I _O | 126 mA |
| Input clamp current, I _{IK} (V _I < 0) | –18 mA |
| Output clamp current, I _{OK} (V _O < 0) | –50 mA |
| Package thermal impedance, θ_{JA} (see Note 2) | 86°C/W |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

| | | MIN | MAX | UNIT |
|---------------------|------------------------------------|-----|----------|------|
| V _{CC} | Supply voltage | 4.5 | 5.5 | V |
| V _{IH} | High-level input voltage | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | V |
| VI | Input voltage | 0 | V_{CC} | V |
| I _{OH} | High-level output current | | -16 | mA |
| I _{OL} | Low-level output current | | 32 | mA |
| Δt/Δν | Input transition rise or fall rate | | 10 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | 200 | | μs/V |
| T _A | Operating free-air temperature | -40 | 125 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETER | | TEST CONDITIONS | | | T _A = 25°(| | | | | | | |
|----------------------|--------|-------------------------------------------------------------------------------------|------------------------------------------------------|-------------|-----------------------|-------|-----|-------|----|--|--|--|
| PARA | METER | TEST CON | MIN | TYP† | MAX | MIN | MAX | UNIT | | | | |
| V _{IK} | | $V_{CC} = 4.5 \text{ V},$ | I _I = −18 mA | | | -1.2 | | -1.2 | V | | | |
| | | V _{CC} = 4.5 V, | $I_{OH} = -3 \text{ mA}$ | 2.5 | | | 2.5 | | | | | |
| V_{OH} | | V _{CC} = 5 V, | $I_{OH} = -3 \text{ mA}$ | 3 | | | 3 | | V | | | |
| | | V _{CC} = 4.5 V | I _{OH} = -16 mA | 2 | | | 2 | | | | | |
| V _{OL} | | $V_{CC} = 4.5 \text{ V}$ $I_{OL} = 32 \text{ mA}$ 0.55 | | | 0.55 | V | | | | | | |
| V_{hys} | | | | | 100 | | | | mV | | | |
| I _I | | $V_{CC} = 0 \text{ to } 5.5 \text{ V},$ | $V_I = V_{CC}$ or GND | | | ±1 | | ±1 | μΑ | | | |
| I _{OZPU} | | $V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$ V to 2. | 7 V, OE = X | | | ±50 | | ±50 | μΑ | | | |
| I_{OZPD} | | $V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 2$ | .7 V, OE = X | | | ±50 | | ±50 | μΑ | | | |
| l _{OZH} | | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ | $V_O = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$ | | | 10 | | 10 | μΑ | | | |
| l _{OZL} | | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ | $V_O = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$ | | | -10 | | -10 | μΑ | | | |
| I _{off} | | $V_{CC} = 0$, | V_I or $V_O \le 4.5 \text{ V}$ | | | ±100 | | | μΑ | | | |
| I _{CEX} | | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | | 50 | | 50 | μΑ | | | |
| l _O ‡ | | $V_{CC} = 5.5 \text{ V},$ | V _O = 2.5 V | -50 | -100 | -200§ | -50 | -200§ | mA | | | |
| | | $V_{CC} = 5.5 \text{ V},$ | Outputs high | | 1 | 250 | | 250 | μΑ | | | |
| I _{CC} | | $I_{O} = 0$, | Outputs low | puts low 24 | | 30 | | 30 | mA | | | |
| | | $V_I = V_{CC}$ or GND | Outputs disabled | 0.5 250 | | | | 250 | μΑ | | | |
| | Data | I One input at 3.4 V | Outputs enabled | 1.5 | | | | 1.5 | | | | |
| ΔI_{CC}^{\P} | inputs | | Outputs disabled | | | 0.05 | | 0.05 | mA | | | |
| Control inputs | | V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND | | | | 1.5 | | 1.5 | | | | |
| Ci | | V _I = 2.5 V or 0.5 V | | | 3 | | | | pF | | | |
| Co | | V _O = 2.5 V or 0.5 V | | | 7 | | | | pF | | | |

[†] All typical values are at $V_{CC} = 5 \text{ V}$.



[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This limit may vary among suppliers.

 $[\]P$ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.


SN74ABT125Q-Q1 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCAS686B - DECEMBER 2002 - REVISED JANUARY 2008

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO | V ₀ | _{CC} = 5 V _A = 25°C | ; | MIN | МАХ | UNIT |
|--------------------|---------------|----------|----------------|--------------------------------------------|-----|-----|-----|------|
| | (INPUT) | (OUTPUT) | MIN | TYP | MAX | | | |
| t _{PLH} † | | V | 1 | 3.2 | 4.6 | 1 | 6 | |
| t _{PHL} † | А | Y | 1 | 2.5 | 4.6 | 1 | 6.2 | ns |
| t _{PZH} † | or | Υ | 1 | 3.6 | 5 | 1 | 6 | |
| t _{PZL} † | ŌĒ | | 1 | 2.5 | 6.2 | 1 | 7.5 | ns |
| t _{PHZ} | OF. | V | 1 | 3.8 | 5.4 | 1 | 6.3 | |
| t _{PLZ} † | ŌĒ | ď | 1 | 3.3 | 5.3 | 1 | 6.5 | ns |

[†] This limit may vary among suppliers.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|----------------|-----------------------|----------|-------------------------------|----------------------------|--------------|------------------|
| | | | | | | (4) | (5) | | |
| SN74ABT125QDRG4Q1 | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ABT125Q |
| SN74ABT125QDRG4Q1.B | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ABT125Q |
| SN74ABT125QDRQ1 | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ABT125Q |
| SN74ABT125QDRQ1.B | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ABT125Q |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025