

INDUSTRIAL 8-DIGITAL-INPUT SERIALIZER

FEATURES

- Eight Inputs
 - High Input Voltage up to 34 V
 - Selectable Debounce Filters 0 ms to 3 ms
 - Flexible Input Current Limit 0.2 mA to 5.2
 - Field Pins Protected to 15-kV HBM ESD
- **Output Drivers for External Status LEDs**
- Cascadable in Multiples of Eight Inputs
- **SPI-Compatible Interface**
- Regulated 5-V Output for External Isolator
- **Over-Temperature Indicator**

APPLICATIONS

- Sensor Inputs for Industrial Automation and **Process Control**
- **High Channel Count Digital Input Modules for** PC and PLC Systems
- **Decentralized I/O Modules**
- **Motion Control Systems**

DESCRIPTION

The SN65HVS882 is an eight channel, digital-input serializer for high-channel density digital input modules in industrial automation. In combination with galvanic isolators the device completes the interface between the high voltage signals on the field-side and the low-voltage signals on the controller side. Input signals are current-limited and then validated by internal debounce filters.

With the addition of a few external components, the input switching characteristics can be configured in accordance with IEC61131-2 for Type 1, 2, and 3 sensor switches.

Upon the application of load and clock signals, input data is latched in parallel into the shift register and afterwards clocked out serially.

Cascading of multiple devices is possible by connecting the serial output of the leading device with the serial input of the following device, enabling the design of high-channel count input modules. Multiple devices can be cascaded through a single serial port, reducing both the isolation channels and controller inputs required.


Input status can be visually indicated via constant current LED outputs. The current limit on the inputs is set by a single external precision resistor. An integrated voltage regulator provides a 5-V output to supply low-power isolators. An on-chip temperature sensor provides diagnostic information for graceful shutdown and system safety.

The SN65HVS882 is available in a 28-pin PWP PowerPAD™ package, allowing for efficient heat dissipation. The device is characterized for operation at temperatures from -40°C to 125°C.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

SLAS601-MAY 2008 www.ti.com



FUNCTIONAL BLOCK DIAGRAM





TERMINAL FUNCTIONS

| TERM | INAL | DESCRIPTION |
|--------------------------------|----------|--|
| PIN NO. | NAME | DESCRIPTION |
| 1, 2 | DB0, DB1 | Debounce select inputs |
| 3, 5, 7, 9, 11, 18, 20, 22 | IPx | Input channel x |
| 4, 6, 8, 10, 12, 17, 19, 21 | REx | Return path x (LED drive) |
| 13 | RLIM | Current limiting resistor |
| 14 | V_{CC} | Field supply voltage |
| 15 | 5VOP | 5-V output to supply low power isolators |
| 16 | TOK | Temperature okay |
| 23 | SOP | Serial data output |
| 24 | CE | Clock enable input |
| 25 | CLK | Serial clock input |
| 26 | LD | Load pulse input |
| 27 | SIP | Serial data input |
| 28 | GND | Field ground |

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

| | | | | VALUE | UNIT |
|------------------|------------------------------------|------------------------------|----------------------------|------------|------|
| V _{CC} | Field power input | | | -0.3 to 36 | V |
| V_{IPx} | Field digital inputs | | IPx | -0.3 to 36 | V |
| V_{ID} | Voltage at any logic input | | DB0, DB1, CLK, SIP, CE, LD | -0.5 to 6 | V |
| Io | Output current | | TOK, SOP | ±8 | mA |
| | | Human-Body Model (2) | All pins | ±4 | kV |
| ., | Floatroatatia diaabaraa | numan-body Model | IPx,V _{CC} | ±15 | KV |
| V _{ESD} | Electrostatic discharge | Charged-Device Model (3) | All pins | ±1 | kV |
| | | Machine Model ⁽⁴⁾ | All pins | ±100 | V |
| P _{TOT} | Continuous total power dissipation | See Thermal Characteristics | | | |
| TJ | Junction temperature | | | 170 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

| PARAMETER TEST CONDITIONS | | | | | | MAX | UNIT |
|---------------------------|--------------------------------------|---|----------------------------------|----|------|------|-------|
| θ_{JA} | Junction-to-air thermal resistance | High-K JEDEC thermal resistance mode | el | | 35 | | °C/W |
| θ_{JB} | Junction-to-board thermal resistance | | | 15 | | °C/W | |
| θ_{JC} | Junction-to-case thermal resistance | | | | 4.27 | | °C/W |
| | | | IP0-IP7 = V _{CC} = 34 V | | | | |
| В | Davisa naver dissination | I _{CC} and I _{IP-LIM} = worst case with | IP0-IP7 = V _{CC} = 30 V | | | 2600 | ~~\^/ |
| P _D | Device power dissipation | $R_{LIM} = 25 \text{ k}\Omega$, $I_{LOAD} = 50 \text{ mA on 5VOP}$, RE0-RE7 = GND, $f_{IP} = 100 \text{ MHz}$ | IP0-IP7 = V _{CC} = 24 V | | | | mW |
| | | , , , | IP0-IP7 = V _{CC} = 12 V | | | | |

RECOMMENDED OPERATING CONDITIONS

| | | | MII | N TYP | MAX | UNIT |
|--------------------------------|---|------------------------|-----|-------|-----|------|
| V_{CC} | Field supply voltage | | 1 |) | 34 | V |
| V_{IPL} | Field input low-state input voltage | | |) | 4 | V |
| V_{IPH} | Field input high-state input voltage | | 5. | 5 | 34 | V |
| V _{IL} | Logic low-state input voltage | | |) | 0.8 | V |
| V _{IH} | Logic high-state input voltage | | 2. |) | 5.5 | V |
| R _{LIM} | Current limiter resistor | | 1 | 7 25 | 500 | kΩ |
| f _{IP} ⁽¹⁾ | Input data rate (each field input) | | |) | 1 | Mbps |
| | | V _{CC} ≤ 34 V | -4 |) | 85 | |
| T _A | Free-air temperature, see Thermal Characteristics | V _{CC} ≤ 27 V | -4 |) | 105 | °C |
| | | V _{CC} ≤ 18 V | -4 |) | 125 | |
| TJ | Junction temperature | • | | | 150 | °C |

⁽¹⁾ Maximum data rate corresponds to 0 ms debounce time, (DB0 = open, DB1 = GND), and R_{IN} = 0 Ω

Submit Documentation Feedback

⁽²⁾ JEDEC Standard 22, Method A114-A.

⁽³⁾ JEDEC Standard 22, Method C101

⁽⁴⁾ JEDEC Standard 22, Method A115-A

ELECTRICAL CHARACTERISTICS

Over full-range of recommended operating conditions, unless otherwise noted

| | PARAMETER | TERMINAL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|---------------------------------------|----------------------------------|--|----------|------|-----|------|
| FIELD INPU | ITS | | | <u> </u> | | | |
| V _{TH-(IP)} | Low-level input threshold voltage | | | 4.0 | 4.3 | | |
| V _{TH+(IP)} | High-level input threshold voltage | IP0-IP7 | $R_{LIM} = 25 \text{ k}\Omega$ | | 5.2 | 5.5 | V |
| V _{HYS(IP)} | Input hysteresis | | | | 0.9 | | |
| V _{TH-(IN)} | Low-level input threshold voltage | Measured at | 18 V < V _{CC} <30 V, | 6 | 8.4 | | |
| $V_{TH+(IN)}$ | High-level input threshold voltage | field side of | $R_{IN} = 1.2 \text{ k}\Omega \pm 5\%$ | | 9.4 | 10 | V |
| V _{HYS(IN)} | Input hysteresis | R _{IN} | $R_{LIM} = 25 \text{ k}\Omega, T_A \le 85 ^{\circ}\text{C}$ | | 1 | | |
| R _{IP} | Input resistance | IP0-IP7 | $3 \text{ V} < \text{V}_{\text{IPx}} < 6 \text{ V}, \text{ R}_{\text{LIM}} = 25 \text{ k}\Omega$ | 0.2 | 0.63 | 1.1 | kΩ |
| I _{IP-LIM} | Input current limit | IP0-IP7 | $R_{LIM} = 25 \text{ k}\Omega$ | 3.15 | 3.6 | 4 | mA |
| | | | DB0 = open, DB1 = GND | | 0 | | |
| t _{DB} | Debounce times of input channels | IP0-IP7 | DB0 = GND, DB1 = open | | 1 | | ms |
| | | | DB0 = DB1 = open | | 3 | | |
| I _{RE-on} | RE on-state current | RE0-RE7 | $R_{LIM} = 25 \text{ k}\Omega, RE_x = GND$ | 2.8 | 3.15 | 3.5 | mA |
| FIELD SUP | PLY | 1 | | * | | | |
| ICC _(VCC) | Supply current, no load | V _{CC} | IP0 to IP7 = V _{CC} , 5VOP = open, RE _X = GND, All logic inputs open | | | 8.7 | mA |
| 5V REGULA | ATED OUTPUT | | | | | | |
| | | | 10V < V _{CC} < 34V, no load | 4.5 | 5 | 5.5 | |
| | | | $10V < V_{CC} < 34V$, $IL = 5mA$ | 4.5 | 5 | 5.5 | |
| $V_{O(5V)}$ | Linear regulator output voltage | 5VOP | $10V < V_{CC} < 34V, I_L = 20mA,$ $T_A \le 105^{\circ}C$ | 4.5 | 5 | 5.5 | V |
| | | | $10V < V_{CC} < 34V, I_L = 50 \text{ mA},$ $T_A \le 85^{\circ}\text{C}$ | 4.5 | 5 | 5.5 | |
| I _{LIM(5V)} | Linear regulator output current limit | | | | 115 | | mA |
| $\Delta V_5/\Delta V_{CC}$ | Linear regulation | 5VOP, V _{CC} | 10V < V _{CC} < 34V, I _L = 5 mA, | | | 2 | mV/V |
| LOGIC INPL | JT AND OUTPUTS | | | • | | | |
| V_{OL} | Logic low-level output voltage | COD TOK | I _{OL} = 20 μA | | | 0.4 | V |
| V _{OH} | Logic high-level output voltage | SOP, TOK | I _{OH} = -20 μA | 4 | | | V |
| I _{IL} | Logic input leakage current | DB0, DB1, SIP, LD, CE, CLK | | -50 | | 50 | μА |
| T _{OVER} | Over-temperature indication, internal | ток | | | 150 | | °C |
| T _{SHDN} | Shutdown temperature, internal | | | | 170 | | °C |



TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | MIN | TYP MAX | UNIT | |
|------------------|--|--------------|---------|------|-----|
| t _{W1} | CLK pulse duration | See Figure 5 | 4 | | ns |
| t _{W2} | LD pulse duration | See Figure 3 | 6 | | ns |
| t _{SU1} | SIP to CLK setup time | See Figure 6 | 4 | | ns |
| t _{H1} | SIP to CLK hold time | See Figure 6 | 2 | | ns |
| t _{SU2} | Falling edge to rising edge (CE to CLK) setup time | See Figure 7 | 4 | | ns |
| t _{REC} | LD to CLK recovery time | See Figure 4 | 2 | | ns |
| f_{CLK} | Clock pulse frequency | See Figure 5 | DC | 100 | MHz |

SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------------------|---------------------|--------------------------------------|-----|-----|-----|------|
| t _{PLH1} , t _{PHL1} | CLK to SOP | C _L = 15 pF, see Figure 5 | | | 10 | ns |
| t _{PLH2} , t _{PHL2} | LD to SOP | C _L = 15 pF, see Figure 3 | | | 14 | ns |
| t _r , t _f | Rise and fall times | C _L = 15 pF, see Figure 5 | | | 5 | ns |



INPUT CHARACTERISTICS




Figure 1. Typical Current Limiter Variation vs Free-Air Temperature

Figure 2. Typical Limiter Input Threshold Voltage Variation vs Free-Air Temperature

PARAMETER MEASUREMENT INFORMATION

Waveforms

For the complete serial interface timing, refer to Figure 19.





Figure 7. Serial - Shift Clock Inhibit Mode

NSTRUMENTS



VOLTAGE REGULATOR PERFORMANCE CHARACTERISTICS






Figure 8. Line Regulation

Figure 9. Output Voltage vs Free-Air Temperature




Figure 10. Output Voltage vs Input Voltage




Figure 11. On/Off Threshold Voltage Measurements

NSTRUMENTS

SLAS601-MAY 2008 www.ti.com

DEVICE INFORMATION

Digital Inputs




Figure 12. Digital Input Stage

Each digital input operates as a controlled current sink limiting the input current to a maximum value of I_{LIM} . The current limit is derived from the reference current via $I_{LIM} = n \times I_{REF}$, and I_{REF} is determined by $I_{REF} = V_{REF}/R_{LIM}$. Thus, changing the current limit requires the change of R_{LIM} to a different value via: $R_{LIM} = n \times V_{REF}/I_{LIM}$.

While the device is specified for a current limit of 3.6 mA, (via $R_{LIM} = 25 \text{ k}\Omega$), it is easy to lower the current limit to further reduce the power consumption. For example, for a current limit of 2.5 mA simply calculate:

$$R_{LIM} = \frac{90}{I_{LIM}} = \frac{90}{2.5 \text{ mA}} = 36 \text{ k}\Omega$$

Debounce Filter

The HVS882 applies a simple analog/digital filtering technique to remove unintended signal transitions due to contact bounce or other mechanical effects. Any new input (either low or high) must be present for the duration of the selected debounce time to be latched into the shift register as a valid state.

The logic signal levels at the control inputs, DB0 and DB1 of the internal Debounce-Select logic determine the different debounce times listed in the following truth table.

Table 1. Debounce Times

| DB1 | DB0 | FUNCTION |
|------|------|---------------------------------|
| Open | Open | 3 ms delay |
| Open | GND | 1 ms delay |
| GND | Open | 0 ms delay (filter bypassed) |
| GND | GND | Reserved |




Figure 13. Equivalent Input Diagram

Shift Register

The conversion from parallel input to serial output data is performed by an eight-channel serial-in parallel-out shift register. Parallel-in access is provided by the internal inputs, PIP0–PIP7, that are enabled by a low level at the load input (LD). When clocked, the latched input data shift towards the serial output (SOP). The shift register also provides a clock-enable function.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while \overline{LD} is held high and the clock enable (\overline{CE}) input is held low. Parallel loading is inhibited when \overline{LD} is held high. The parallel inputs to the register are enabled while \overline{LD} is low independently of the levels of the CLK, \overline{CE} , or serial (SIP) inputs.




Figure 14. Shift Register Logic Structure



| Ta | h | ۵۱ | 2 | F | n | ٠ti. | n | Ta | h | ما |
|----|---|----|---|---|---|------|---|----|---|----|
| | | | | | | | | | | |

| | INPUTS | | FUNCTION | | | |
|----|--------|----|----------------------|--|--|--|
| LD | CLK | CE | FONCTION | | | |
| L | Х | Х | Parallel load | | | |
| Н | Х | Н | No change | | | |
| Н | 1 | L | Shift ⁽¹⁾ | | | |

Shift = content of each internal register shifts towards serial outputs.
Data at SIP is shifted into first register.

Voltage Regulator

The on-chip linear voltage regulator provides a 5-V supply to the internal and external circuitry, such as digital isolators, with an output drive capability of 50 mA and a typical current limit of 115 mA. The regulator accepts input voltages from 30 V down to 10 V. Because the regulator output is intended to supply external digital isolator circuits proper output voltage decoupling is required. For best results connect a 1- μ F and a 0.1- μ F ceramic capacitor as close as possible to the 5VOP output. For longer traces between the SN65HVS882 and isolators of the ISO72xx family use additional 0.1- μ F and 10-pF capacitors next to the isolator supply pins. Make sure, however, that the total load capacitance does not exceed 4.7 μ F.

For good stability the voltage regulator requires a minimum load current, I_{L-MIN} . Ensure that under any operating condition the ratio of the minimum load current in mA to the total load capacitance in μ F is larger than 1:

$$\frac{I_{L\text{-MIN}}}{C_L} > \frac{1 \text{ mA}}{1 \text{ }\mu\text{F}}$$

Temperature Sensor

An on-chip temperature sensor monitors the device temperature and signals a fault condition if the internal temperature reaches 150°C. If the internal temperature exceeds this trip point, the TOK output switches to an active low state. If the internal temperature continues to rise, passing a second trip point at 170°C, all device outputs are put in a high-impedance state.

A special condition occurs, however, when the chip temperature exceeds the second temperature trip point due to an output short. Then the output buffer becomes three-state, thus separating the buffer from the external circuitry. An internal $100\text{-k}\Omega$ pull-down resistor, connecting the TOK pin to ground, is used as a *cooling down* resistor, which continues to provide a logic low level to the external circuitry.

APPLICATION INFORMATION

System-Level EMC

The SN65HVS882 is designed to operate reliably in harsh industrial environments. At a system level, the device is tested according to several international electromagnetic compatibility (EMC) standards. In addition to the device internal ESD structures, external protection circuitry, as shown in Figure 15, can be used to absorb as much energy from burst- and surge-transients as possible.

| R ₁ | 56-Ω, 1/3-W MELF resistor |
|-----------------|---|
| D ₁ | 33–36-V fast Zener diode, ZSMB36 |
| C ₁ | 10-μF, 60-V ceramic capacitor |
| R _{IN} | 1.2-kΩ, 1/4-W MELF resistor |
| C _{IN} | 22-nF, 60-V ceramic capacitor |
| cs | 4.7-nF, 2-kV polypropylene capacitor |
| D _S | 39-V transient voltage suppressor, SM15T39CA |
| D ₂ | Super rectifier: BYM10-1000 or General purpose rectifier: 1N4007 |




Figure 15. Typical EMC Protection Circuitry for Supply and Signal Inputs

Input Channel Switching for IEC61131-2 PLC Applications

The input stage of the SN65HVS882 is designed so that with a 24-V supply on V_{CC} and an input resistor R_{IN} = 1.2 k Ω , the trip point for signaling an ON-condition is at 9.4 V at 3.6 mA. This trip point satisfies the switching requirements of IEC61131-2 type-1 and type-3 switches.




Figure 16. Switching Characteristics for IEC1131-2 Type 1, 2, and 3 Proximity Switches

For a type-2 switch application two inputs are connected in parallel. The current limiters then add to a total maximum current of 7.2 mA. While the return-path (RE-pin), of one input might be used to drive an indicator LED, the RE-pin of the other input channel should be connected to ground (GND).

Paralleling input channels reduces the number of available input channels from an octal Type 1 or Type 3 input to a quad Type 2 input device. Note, that in this configuration output data of an input channel is represented by two shift register bits.






Figure 17. Paralleling Two Type 1 or Type 3 Inputs Into One Type 2 Input

Digital Interface Timing

The digital interface of the SN65HVS882 is SPI compatible and interfaces, isolated or non-isolated, to a wide variety of standard microcontrollers.




Figure 18. Simple Isolation of the Shift Register Interface

Upon a low-level at the load input, \overline{LD} , the information of the field inputs, IP0 to IP7 is latched into the shift register. Taking \overline{LD} high again blocks the parallel inputs of the shift register from the field inputs. A low-level at the clock-enable input, \overline{CE} , enables the clock signal, CLK, to serially shift the data to the serial output, SOP. Data is clocked at the rising edge of CLK. Thus after eight consecutive clock cycles all field input data have been clocked out of the shift register and the information of the serial input, SIP, appears at the serial output, SOP.




Figure 19. Interface Timing for Parallel-Load and Serial-Shift Operation of the Shift Register

Cascading for High Channel Count Input Modules

Designing high-channel count modules requires cascading multiple SN65HVS882 devices. Simply connect the serial output (SOP) of a leading device with the serial input (SIP) of a following device without changing the processor interface.




Figure 20. Cascading Four SN65HVS882 for a 32-Channel Input Module

TEXAS INSTRUMENTS

Typical Digital Input Module Application




Figure 21. Typical Digital Input Module Application

www.ti.com 23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|----------|---------------|-------------------|-----------------------|------|---------------|---------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| SN65HVS882PWP | Obsolete | Production | HTSSOP (PWP) 28 | - | - | Call TI | Call TI | -40 to 125 | HVS882 |
| SN65HVS882PWPR | Active | Production | HTSSOP (PWP) 28 | 2000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | HVS882 |
| SN65HVS882PWPR.A | Active | Production | HTSSOP (PWP) 28 | 2000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | HVS882 |
| SN65HVS882PWPRG4 | Active | Production | HTSSOP (PWP) 28 | 2000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | HVS882 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jun-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | ` ' | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|-----|------------|------------|------------|-----------|------------------|
| SN65HVS882PWPR | HTSSOP | PWP | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jun-2025



*All dimensions are nominal

| Ì | Device | Package Type | Package Drawing | Pins SPQ | | Length (mm) | Width (mm) | Height (mm) | |
|---|----------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| ı | SN65HVS882PWPR | HTSSOP | PWP | 28 | 2000 | 350.0 | 350.0 | 43.0 | |

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated