







SN65HVD50, SN65HVD51, SN65HVD52 SN65HVD53, SN65HVD54, SN65HVD55

SLLS666F - SEPTEMBER 2005 - REVISED MARCH 2023

# SN65HVD5x High Output Full-Duplex RS-485 Drivers and Receivers

#### 1 Features

- 1/8 Unit-load option available (up to 256 nodes on the bus)
- Bus-pin ESD protection exceeds 15 kV HBM
- Optional driver output transition times for signaling rates<sup>(1)</sup> of 1 Mbps, 5 Mbps and 25 Mbps
- Low-current standby mode < 1 µA
- Glitch-free power-up and power-down bus I/Os
- Bus idle, open, and short circuit failsafe
- Designed for RS-422 and RS485 networks
- 3.3-V Devices available, SN65HVD30-35 1

### 2 Applications

- Utility meters
- Chassis-to-chassis interconnects
- DTE/DCE Interfaces
- Industrial, process, and building automation
- Point-of-sale (POS) terminals and networks

### 3 Description

The SN65HVD5X devices are 3-state differential line drivers and differential-input line receivers that operate with a 5-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11 and ISO 8482:1993 standard-compliant devices.


The SN65HVD50, SN65HVD51, and SN65HVD52 are fully enabled with no external enabling pins.

The SN65HVD53, SN65HVD54, and SN65HVD55 have active-high driver enables and active-low receiver enables. A low, less than 1 µA, standby current is achieved by disabling both the driver and receiver.

All devices are characterized for operation from -40°C to 85°C.

The high output feature of the SN65HVD5x provides more noise margin than the typical RS-485 drivers. The extra noise margin makes applications in long cable and harsh noise environments possible.

#### Differential Output Voltage |Vop|



<sup>1</sup> The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



## **Table of Contents**

1 Features	
2 Applications	
3 Description	
4 Revision History	
5 Available Options	
6 Pin Configurations	
7 Specifications	
7.1 Absolute Maximum Ratings	
7.3 Electrostatic Discharge Protection	
7.4 Driver Electrical Characteristics	
7.5 Driver Switching Characteristics	
7.6 Receiver Electrical Characteristics	
7.7 Receiver Switching Characteristics	
7.8 Thermal Characteristics	
7.9 Typical Characteristics	
4 Revision History NOTE: Page numbers for previous revisions may of the page from Revision F (October 2009) to Rev	
Changes from Revision E (October 2009) to Re	
	11
Changed the Typical Characteristics	12
Changes from Revision D (June 2008) to Revisi	<u> </u>
Changed text of feature bullet From: 3.3-V Devi SN65HVD30-35	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,
<ul> <li>Changed text of feature bullet From: 3.3-V Devi SN65HVD30-35</li> <li>Deleted all references to SN65HVD56, SN65HV</li> </ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,
<ul> <li>Changed text of feature bullet From: 3.3-V Devi SN65HVD30-35</li> <li>Deleted all references to SN65HVD56, SN65HV</li> <li>Deleted RECEIVER EQUALIZATION CHARAC</li> </ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35</li> <li>Deleted all references to SN65HVD56, SN65HV</li> <li>Deleted RECEIVER EQUALIZATION CHARAC</li> <li>Changed scale of Figure 7-6</li> </ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available, 
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35</li> <li>Deleted all references to SN65HVD56, S</li></ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35.</li> <li>Deleted all references to SN65HVD56, SN65HV</li> <li>Deleted RECEIVER EQUALIZATION CHARAC</li> <li>Changed scale of Figure 7-6</li> <li>Changed scale of Figure 7-7</li> <li>Added Figure 7-11</li> </ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,  1 VD57, SN65HVD58, SN65HVD59 throughout the data sheet.  TERISTICS from the data sheet
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35.</li> <li>Deleted all references to SN65HVD56, SN65HV</li> <li>Deleted RECEIVER EQUALIZATION CHARAC</li> <li>Changed scale of Figure 7-6</li> <li>Changed scale of Figure 7-7</li> <li>Added Figure 7-11</li> </ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35.</li> <li>Deleted all references to SN65HVD56, SN65HV</li> <li>Deleted RECEIVER EQUALIZATION CHARAC</li> <li>Changed scale of Figure 7-6</li> <li>Changed scale of Figure 7-7</li> <li>Added Figure 7-11</li> </ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35.</li> <li>Deleted all references to SN65HVD56, SN65HV</li></ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35.</li> <li>Deleted all references to SN65HVD56, SN65HV</li></ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,  VD57, SN65HVD58, SN65HVD59 throughout the data sheet. 12  TERISTICS from the data sheet. 12  22  22  26  27  28  29  20  20  20  20  20  20  20  20  20
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35</li></ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,
<ul> <li>Changed text of feature bullet From: 3.3-V Devisor SN65HVD30-35</li></ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,  VD57, SN65HVD58, SN65HVD59 throughout the data sheet. 12  TERISTICS from the data sheet. 12  22  22  26  27  28  29  20  20  20  20  20  20  20  20  20
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35</li></ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,  VD57, SN65HVD58, SN65HVD59 throughout the data sheet. 12  TERISTICS from the data sheet. 12  22  22  22  22  23  26  26  27  27  28  28  29  20  20  20  20  20  20  20  20  20
<ul> <li>Changed text of feature bullet From: 3.3-V Devis SN65HVD30-35</li></ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,
<ul> <li>Changed text of feature bullet From: 3.3-V Devisor SN65HVD30-35</li></ul>	ices Available, SN65HVD30-39 To: 3.3-V Devices Available,  VD57, SN65HVD58, SN65HVD59 throughout the data sheet. 12  TERISTICS from the data sheet. 12  22  22  22  22  23  26  26  27  27  28  28  29  20  20  20  20  20  20  20  20  20



#### www.ti.com

С	hanges from Revision * (September 2005) to Revision A (February 2006)	Page
•	Changed the Description and illustration	1
	Changed device SN65HVD50, 51, and 52 SOIC Markings From Preview To 65HVD50, 65HVD51, and 65HVD52	
•	Changed V <sub>OD(RING)</sub> Max value From 0.05 V <sub>OD(SS)</sub>   To: 10% with the associated note	
	Changed t <sub>r</sub> MIN value From: 25 ns To: 20 ns	
	Changed t <sub>f</sub> MIN value From: 25 ns To: 20 ns	
	Changed Supply Current - HVD50 MAX value From 8 mA To: 2.7 mA	
	Changed section LOW-POWER SHUTDOWN MODE To: LOW-POWER STANDBY MODE	



# **5 Available Options**

SIGNALING RATE	UNIT LOADS	ENABLES	ENABLES BASE PART NUMBER	
25 Mbps	1/2	No	SN65HVD50	65HVD50
5 Mbps	1/8	No	SN65HVD51	65HVD51
1 Mbps	1/8	No	SN65HVD52	65HVD52
25 Mbps	1/2	Yes	SN65HVD53	65HVD53
5 Mbps	1/8	Yes	SN65HVD54	65HVD54
1 Mbps	1/8	Yes	SN65HVD55	65HVD55



# **6 Pin Configurations**




Figure 6-1. SN65HVD50, SN65HVD51, SN65HVD52




Figure 6-2. SN65HVD53, SN65HVD54, SN65HVD55



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		UNIT
V <sub>CC</sub>	Supply voltage range	–0.3 V to 6 V
$V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$	Voltage range at any bus terminal (A, B, Y, Z)	–9 V to 14 V
V <sub>(TRANS)</sub>	Voltage input, transient pulse through 100 Ω. See Figure 8-12 (A, B, Y, Z) <sup>(3)</sup>	–50 to 50 V
VI	Voltage input range (D, DE, RE)	-0.5 V to 7 V
P <sub>D(cont)</sub>	Continuous total power dissipation	Internally limited <sup>(4)</sup>
Io	Output current (receiver output only, R)	11 mA

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) This tests survivability only and the output state of the receiver is not specified.
- (4) The thermal shutdown typically occurs when the junction temperature reaches 165°C.

### 7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

					MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	y voltage			4.5		5.5	V
V <sub>I</sub> or V <sub>IC</sub>	Voltage at any b	ous terminal (se	eparately or common mode)		-7 <sup>(1)</sup>		12	V
		SN65HVD50	, SN65HVD53				25	
1/t <sub>UI</sub>	Signaling rate	SN65HVD5	, SN65HVD54				5	Mbps
		SN65HVD52	2, SN65HVD55				1	
$R_L$	Differential load	resistance			54	60		Ω
V <sub>IH</sub>	High-level input	voltage	D, DE, RE		2		V <sub>CC</sub>	
V <sub>IL</sub>	Low-level input	voltage	D, DE, RE		0		0.8	V
V <sub>ID</sub>	Differential inpu	t voltage			-12		12	
	High lavel system	.4	Driver		-60			^
I <sub>OH</sub> High-level output current		it current	Receiver		-8			mA
	I avvilaval avvi	4	Driver				60	^
I <sub>OL</sub>	I <sub>OL</sub> Low-level output current		Receiver				8	mA
T <sub>J</sub> <sup>(2)</sup>	Junction temper	ature			-40		150	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

### 7.3 Electrostatic Discharge Protection

-10 =10011 0014110 = 1001141 go 1 1010011011								
PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT			
Human body model	Bus terminals and GND		±16					
Human body model <sup>(2)</sup>	All pins		±4		kV			
Charged-device-model <sup>(3)</sup>	All pins		±1					

All typical values at 25°C and with a 5-V supply.

<sup>(2)</sup> See thermal characteristics table for information regarding this specification.

<sup>(2)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-A.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method C101.



#### 7.4 Driver Electrical Characteristics

	PARAMETER		TEST COI	NDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>I(K)</sub>	Input clamp voltage		I <sub>I</sub> = -18 mA		-1.5			
			I <sub>O</sub> = 0		4		V <sub>CC</sub>	
N/ 1	Ctandu stata differential		$R_L$ = 54 Ω, See Figu	re 8-1 (RS-485)	1.7	2.6		
$ V_{OD(SS)} $	Steady-state differential	output voitage	$R_L = 100 \Omega$ , See Fig	jure 8-1 (RS-422)	2.4	3.2		
			$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 8-2	1.6			
$\Delta  V_{OD(SS)} $	Change in magnitude of differential output voltage		$R_L = 54 \Omega$ , See Figu. 8-2	ire 8-1 and Figure	-0.2		0.2	
V <sub>OD(RING)</sub>	Differential Output Voltag	e overshoot	$R_L = 54 \Omega$ , $C_L = 50 I$ See Figure 8-3 for d				10%(2)	٧
	Peak-to-peak	HVD50, HVD53				0.5		
$V_{OC(PP)}$	common-mode	HVD51, HVD54	See Figure 8-4			0.4		
	output voltage HVD52, HVD55				0.4			
V <sub>OC(SS)</sub>	Steady-state common-m output voltage	ode	See Figure 8-4		2.2		3.3	
$\Delta V_{OC(SS)}$	Change in steady-state o	common-mode output			-0.1		0.1	
		HVD50, HVD51,	V <sub>CC</sub> = 0 V, V <sub>Z</sub> or V <sub>Y</sub> Other input at 0 V	= 12 V,			90	
		HVD52	V <sub>CC</sub> = 0 V, V <sub>Z</sub> or V <sub>Y</sub> Other input at 0 V	= -7 V,	-10			
$I_{Z(Z)}$ or $I_{Y(Z)}$	High-impedance state output current	HVD53, HVD54,	$V_{CC} = 5 \text{ V or } 0 \text{ V},$ DE = 0  V $V_Z \text{ or } V_Y = 12 \text{ V}$	Other input			90	μΑ
	HVD55	V <sub>CC</sub> = 5 V or 0 V, DE = 0 V V <sub>Z</sub> or V <sub>Y</sub> = -7 V	at 0 V	-10				
11	Oh and almanide and much account	···• *(3)	$V_Z$ or $V_Y = -7 V$	Other input	-250		250	Λ
$I_{Z(S)}$ or $I_{Y(S)}$	Short-circuit output curre	nt(o)	V <sub>Z</sub> or V <sub>Y</sub> = 12 V	at 0 V	-250		250	mA
I <sub>I</sub>	Input current	D, DE	•		0		100	μA
C <sub>(OD)</sub>	Differential output capac	tance	V <sub>OD</sub> = 0.4 sin (4E6π DE at 0 V	rt) + 0.5 V,		16		pF

<sup>1)</sup> All typical values are at 25°C and with a 5-V supply.

<sup>(2) 10%</sup> of the peak-to-peak differential output voltage swing, per TIA/EIA-485

<sup>(3)</sup> Under some conditions of short-circuit to negative voltages, output currents exceeding the ANSI TIA/EIA-485-A maximum current of 250 mA may occur. Continuous exposure may affect device reliability.



### 7.5 Driver Switching Characteristics

	PARAM	ETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
		HVD50, HVD53		4	8	12		
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	HVD51, HVD54		20	29	46	ns	
	to riigir lover output	HVD52, HVD55		90	143	230		
		HVD50, HVD53		4	8	12		
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	HVD51, HVD54		20	30	46	ns	
	riigri-to-low-level output	HVD52, HVD55		90	143	230		
		HVD50, HVD53		3	6	12		
t <sub>r</sub>	Differential output signal rise time	HVD51, HVD54		20	34	60	ns	
	unic	HVD52, HVD55	$R_1 = 54 \Omega, C_1 = 50 pF,$	120	197	300		
		HVD50, HVD53	See Figure 8-5	3	6	11		
t <sub>f</sub>	Differential output signal fall time	HVD51, HVD54		20	33	60	ns	
	unio	HVD52, HVD55		120	192	300		
		HVD50, HVD53			1.4			
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD51, HVD54			1.6		ns	
		HVD52, HVD55			7.4			
		HVD50, HVD53			1			
t <sub>sk(pp)</sub> (2)	Part-to-part skew	HVD51, HVD54			4		ns	
		HVD52, HVD55			22			
	Propagation delay	HVD53				30		
t <sub>PZH1</sub>	time, high-impedance-to-	HVD54	D = 110 O DE at 0 V			180	4 I	
	high-level output	HVD55	$R_L$ = 110 Ω, $\overline{RE}$ at 0 V, See Figure 8-6			380		
	Propagation delay	HVD53	D = 3 V and S1 = Y,	D = 3 V and S1 = Y,		16		
t <sub>PHZ</sub>	time, high-level-to-high-	HVD54	D = 0 V and S1 = Z			40	- I	
	impedance output	HVD55				110		
	Propagation delay time,	HVD53				23		
t <sub>PZL1</sub>	high-impedance-to-low-level	HVD54	D = 110 O DE at 0 V			200	ns	
	output	HVD55	$R_L$ = 110 Ω, $\overline{RE}$ at 0 V, See Figure 8-7			420		
	Propagation delay time,	HVD53	D = 3 V and S1 = Z,			19		
$t_{PLZ}$	low-level-to-high-impedance	HVD54	D = 0 V and S1 = Y			70	ns	
	output	HVD55				160		
t <sub>PZH2</sub>	Propagation delay time, standby-to-high-level output		$R_L = 110 \ \Omega$ , $\overline{RE}$ at 3 V, See Figure 8-6 D = 3 V and S1 = Y, D = 0 V and S1 = Z			3300	ns	
t <sub>PZL2</sub>	Propagation delay time, stand	dby-to-low-level output	$R_L$ = 110 $\Omega$ , $\overline{RE}$ at 3 V, See Figure 8-7 D = 3 V and S1 = Z, D = 0 V and S1 = Y			3300	ns	

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

<sup>(2)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



#### 7.6 Receiver Electrical Characteristics

	PARAMETER	2	TEST CONDITION	ONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differ threshold voltage	ential input	I <sub>O</sub> = -8 mA				-0.02	V
V <sub>IT-</sub>	Negative-going diffe threshold voltage	rential input	I <sub>O</sub> = 8 mA		-0.2			V
V <sub>hys</sub>	Hysteresis voltage (	V <sub>IT+</sub> - V <sub>IT-</sub> )				50		mV
V <sub>IK</sub>	Enable-input clamp	voltage	I <sub>I</sub> = -18 mA		-1.5			V
V	Output voltage		$V_{ID}$ = 200 mV, $I_{O}$ = -8 mA, Se	e Figure 8-8	4			V
Vo	Output voltage		$V_{ID} = -200 \text{ mV}, I_{O} = 8 \text{ mA}, \text{ Se}$	e Figure 8-8			0.3	V
I <sub>O(Z)</sub>	High-impedance-sta	te output current	$V_O = 0$ or $V_{CC} \overline{RE}$ at $V_{CC}$		-1		1	μA
			V <sub>A</sub> or V <sub>B</sub> = 12 V			0.19	0.3	
		HVD50,	V <sub>A</sub> or V <sub>B</sub> = 12 V, V <sub>CC</sub> = 0 V	Other input		0.24	0.4	m 1
		HVD53,	$V_A$ or $V_B = -7 V$	at 0 V	-0.35	-0.19		mA
	Description of accomment		$V_A$ or $V_B = -7 V$ , $V_{CC} = 0 V$		-0.25	-0.14		
I <sub>A</sub> or I <sub>B</sub>	Bus input current		V <sub>A</sub> or V <sub>B</sub> = 12 V			0.05	0.1	
		HVD51,	$V_A$ or $V_B$ = 12 V, $V_{CC}$ = 0 V	Other input		0.06	0.1	4
		HVD52, HVD54, HVD55	V <sub>A</sub> or V <sub>B</sub> = -7 V	at 0 V	-0.1	-0.05		mA
		,	$V_A$ or $V_B = -7 V$ , $V_{CC} = 0 V$			-0.03		
	Innert accompant DE		V <sub>IH</sub> = 2 V		-60			μΑ
I <sub>IH</sub>	Input current, RE		V <sub>IL</sub> = 0.8 V		-60			μΑ
C <sub>ID</sub>	Differential input cap	pacitance	$V_{ID} = 0.4 \sin (4E6\pi t) + 0.5 V,$	DE at 0 V		16		pF
Supply	Current							
		HVD50	Dat O Var V and No Load				2.7	
		HVD51, HVD52	D at 0 V or V <sub>CC</sub> and No Load				8	
		HVD53	RE at 0 V, D at 0 V or V <sub>CC</sub> , DE				2.3	mA
		HVD54, HVD55	No load (Receiver enabled an driver disabled)	d			2.9	
I <sub>CC</sub>	Supply current	HVD53, HVD54, HVD55	RE at V <sub>CC</sub> , D at V <sub>CC</sub> , DE at 0 No load (Receiver disabled ar driver disabled)			0.08	1	μA
		HVD53	RE at 0 V, D at 0 V or V <sub>CC</sub> , DE			,	2.7	
		HVD54, HVD55	No load (Receiver enabled an driver enabled)	d			8	4
		HVD53	RE at V <sub>CC</sub> , D at 0 V or V <sub>CC</sub> , D			,	2.3	mA
		HVD54, HVD55	No load (Receiver disabled and driver enabled)				7.7	
		1	<u>'</u>		1			

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.



### 7.7 Receiver Switching Characteristics

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT			
	Dranagation delay time, law to	HVD50, HVD53			24	40				
t <sub>PLH</sub>	Propagation delay time, low-to- high-level output	HVD51, HVD52, HVD54, HVD55			43	55				
	Drangation delay time high to	HVD50, HVD53			26	35				
t <sub>PHL</sub>	Propagation delay time, high-to- low-level output	HVD51, HVD52, HVD54, HVD55			47	60				
	Dulas akaw (It 4 I)	HVD50, HVD53	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ $C_{I} = 15 \text{ pF},$			5				
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD51, HVD54	See Figure 8-9			7				
		HVD50, HVD53				1		5		
t <sub>sk(pp)</sub> (2)	Part-to-part skew	HVD51, HVD54			6					
		HVD52, HVD55			6		ns			
t <sub>r</sub>	Output signal rise time				2.3	4				
t <sub>f</sub>	Output signal fall time				2.4	4				
t <sub>PHZ</sub>	Output disable time from high leve	l	DE at 3 V, C <sub>L</sub> = 15 pF			17				
t <sub>PZH1</sub>	Output enable time to high level		See Figure 8-10			10				
t <sub>PZH2</sub>	Propagation delay time, standby-to-	o-high-level output	DE at 0 V, C <sub>L</sub> = 15 pF See Figure 8-10			3300				
t <sub>PLZ</sub>	Output disable time from low level	Output disable time from low level				13				
t <sub>PZL1</sub>	Output enable time to low level		See Figure 8-11			10				
t <sub>PZL2</sub>	Propagation delay time, standby-to-	o-low-level output	DE at 0 V, C <sub>L</sub> = 15 pF See Figure 8-11			3300				

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply

<sup>(2) .</sup>t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



#### 7.8 Thermal Characteristics

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Junction-to-ambient	Low-K board	HVD51		230.8		
	thermal resistance		HVD53, HVD54, HVD55, HVD52, HVD50		-		
$\theta_{JA}$		High-K board	HVD51		135.1		
	Junction-to-ambient thermal resistance		HVD50, HVD52		116.7		
	anoma roomanoo		HVD53, HVD54, HVD55		93.2		0000
			HVD51		44.4		°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	High-K board	HVD50, HVD52		63.4		
	anoma rosistanos		HVD53, HVD54, HVD55		49.4		
			HVD51		43.5		
$\theta_{JC}$	Junction-to-case thermal resistance	unction-to-case nermal resistance	HVD50, HVD52		56.3		
	thornal redictance		HVD53, HVD54, HVD55		47.5		
	$R_L = 60\Omega$ , $C_L = 50$ pF, Input to D a 50% duty cycle		HVD50 (25Mbps)			420	
		Input to D a 50% duty cycle square wave at indicated signaling	HVD51 (10Mbps)			404	
		rate	HVD52 (1Mbps)			383	
$P_{D}$	Device power dissipation	$R_L = 60\Omega$ , $C_L = 50$ pF,	HVD53 (25Mbps)			420	mW
		DE at V <sub>CC</sub> RE at 0 V, Input to D a 50% duty cycle	HVD54 (10Mbps)			404	
		square wave at indicated signaling rate	HVD55 (1Mbps)			383	
			HVD50	-40		55	
		Low-K board, No airflow	HVD51, HVD52	-40		84	
T <sub>A</sub>	Ambient air temperature		HVD53, HVD54, HVD55	-40		85	°C
		High-K board, No airflow	HVD50, HVD51, HVD52	-40		85	C
		i light-ix board, ino all llow	HVD53, HVD54, HVD55	-40		85	
$T_{JSD}$	Thermal shutdown junction	n temperature			165		

<sup>(1)</sup> See Application Information section for an explanation of these parameters.



### 7.9 Typical Characteristics




Figure 7-1. HVD50, HVD53 RMS Supply Current vs Signaling Rate




Figure 7-2. HVD51, HVD54 RMS Supply Current vs Signaling Rate




Figure 7-3. HVD52, HVD55 RMS Supply Current vs Signaling Rate





Figure 7-4. HVD50, HVD53 BUS Input Current vs Input Voltage




## 7.9 Typical Characteristics (continued)






## 7.9 Typical Characteristics (continued)





# 7.9 Typical Characteristics (continued)



1. The time  $t_{pZL}(x)$  is the measure from DE to  $V_{OD}(x)$ .  $V_{OD}$  is valid when it is greater than 1.5 V.

Figure 7-12. Driver Enable Time From DE to  $V_{\text{OD}}$ 



#### **8 Parameter Measurement Information**




Figure 8-1. Driver  $V_{\text{OD}}$  Test Circuit: Voltage and Current Definitions




Figure 8-2. Driver V<sub>OD</sub> With Common-Mode Loading Test Circuit

 $V_{OD(RING)}$  is measured at four points on the output waveform, corresponding to overshoot and undershoot from the  $V_{OD(H)}$  and  $V_{OD(L)}$  steady state values.




Figure 8-3. V<sub>OD(RING)</sub> Waveform and Definitions





Figure 8-4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage





Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  <6 ns,  $t_f$  <6 ns,  $Z_o$  = 50  $\Omega$ 

Figure 8-5. Driver Switching Test Circuit and Voltage Waveforms




Figure 8-6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8-7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8-8. Receiver Voltage and Current Definitions








Figure 8-9. Receiver Switching Test Circuit and Voltage Waveforms



Generator: P\_RR = 500 kHz, 50%, Duty Cycle,  $\rm t_r$  < 6 ns,  $\rm t_f$  < 6 ns,  $\rm Z_0$  = 50  $\rm \Omega$ 

Figure 8-10. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



Generator:  $P_{RR}$  = 500 kHz, 50%, Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_0$  = 50  $\Omega$ 

Figure 8-11. Receiver Low-Level Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8-12. Test Circuit, Transient Overvoltage Test



#### 9 Device Information

### 9.1 LI-Power Standby Mode

When both the driver and receiver are disabled (DE low and  $\overline{RE}$  high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.




Figure 9-1. Low-Power Standby Logic Diagram

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled ( $\overline{RE}$  transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.



#### 9.2 Function Tables

Table 9-1. SN65HVD53, SN65HVD54, SN65HVD55 DRIVER

IN	PUTS	ОИТІ	PUTS					
D DE		Y	Z					
Н	Н	Н	L					
L	Н	L	Н					
Х	L or open	Z	Z					
Open	Н	L	Н					

Table 9-2. SN65HVD53, SN65HVD54, SN65HVD55 RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≤ −0.2 V	L	L
-0.2 V < V <sub>ID</sub> < -0.02 V	L	?
-0.02 V ≤ V <sub>ID</sub>	L	Н
X	H or open	Z
Open Circuit	L	Н
Idle circuit	L	Н
Short Circuit, V <sub>(A)</sub> = V <sub>(B)</sub>	L	Н

Table 9-3. SN65HVD50, SN65HVD51, SN65HVD52 DRIVER


	OUTPUTS						
INPUT D	Y	Z					
Н	Н	L					
L	L	Н					
Open	L	Н					

Table 9-4. SN65HVD50, SN65HVD51, SN65HVD52 RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	OUTPUT R
V <sub>ID</sub> ≤ −0.2 V	L
-0.2 V < V <sub>ID</sub> < -0.02 V	?
-0.02 V ≤ V <sub>ID</sub>	Н
Open Circuit	Н
Idle circuit	Н
Short Circuit, V <sub>(A)</sub> = V <sub>(B)</sub>	Н



# 9.3 Equivalent Input and Output Schematic Diagrams



	R1/R2	R3
SN65HVD50, SN65HVD53	9 kΩ	45 kΩ
SN65HVD51, SN65HVD52, SN65HVD54, SN65HVD55	36 kΩ	180 kΩ



## 10 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 10.1 Thermal Characteristics of IC Packages

 $\theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 $\theta_{\text{JA}}$  is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best *case* in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in  $\theta_{JA}$  can be measured between these two test cards

 $\theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\theta_{JC}$  is a useful thermal characteristic when a heatsink applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is only defined for the high-k test card.

 $\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see Figure 10-1.






Figure 10-1. Thermal Resistance



## 11 Device and Documentation Support

## 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

7-Aug-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN65HVD50D	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 85	VP50
SN65HVD50DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP50
SN65HVD50DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP50
SN65HVD51D	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 85	VP51
SN65HVD51DR	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 85	VP51
SN65HVD52D	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 85	VP52
SN65HVD52DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP52
SN65HVD52DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP52
SN65HVD53D	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-40 to 85	65HVD53
SN65HVD53DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53
SN65HVD53DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53
SN65HVD53DRG4	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53
SN65HVD53DRG4.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53
SN65HVD54DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54
SN65HVD54DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54
SN65HVD55D	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-40 to 85	65HVD55
SN65HVD55DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55
SN65HVD55DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Aug-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD52DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD53DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD53DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD54DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD55DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 24-Jul-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD50DR	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD52DR	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD53DR	SOIC	D	14	2500	353.0	353.0	32.0
SN65HVD53DRG4	SOIC	D	14	2500	353.0	353.0	32.0
SN65HVD54DR	SOIC	D	14	2500	350.0	350.0	43.0
SN65HVD55DR	SOIC	D	14	2500	353.0	353.0	32.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated