SN65HVD178x-Q1 Fault-Protected RS-485 Transceivers With 3.3V to 5V Operation

1 Features

- Qualified for automotive applications
- AEC-Q100 Qualified with the following results
  - Device temperature grade 1:
    –40°C to 125°C Ambient Operating
    Temperature Range
  - Device HBM ESD classification level H2
  - Device CDM ESG classification level C3B
- Bus-pin fault protection to:
  - > ±70V ('HVD1780-Q1, 'HVD1781-Q1)
  - > ±30V ('HVD1782-Q1)
- Operation with 3.3V to 5V supply range
- ±16kV HBM protection on bus pins
- Reduced unit load for up to 320 nodes
- Failsafe receiver for open-circuit, short-circuit and idle-bus conditions
- Low power consumption
  - Low standby supply current, 1µA maximum
  - I_{CC} 4mA Quiescent during operation
- Pin-compatible with industry-standard SN75176
- Signaling rates of 115kbps, 1Mbps, and up to 10Mbps

2 Applications

Automotive data links

3 Description

These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to the human-body-model specification.

These devices combine a differential driver and a differential receiver, which operate from a single power supply. In the 'HVD1782, the driver differential outputs and the receiver differential inputs are connected internally to form a bus port suitable for half-duplex (two-wire bus) communication. This port features a wide common-mode voltage range, making the devices suitable for multipoint applications over long cable runs. These devices are characterized from –40°C to 125°C. These devices are pin-compatible with the industry-standard SN75176 transceiver, making them drop-in upgrades in most systems.

These devices are fully compliant with ANSI TIA/EIA 485A with a 5V supply and can operate with a 3.3V supply with reduced driver output voltage for low-power applications. For applications where operation is required over an extended common-mode voltage range, see the SN65HVD1785 (SLLS872) data sheet.

Device Information

PART NUMBER	SIGNALING RATE[1]	NUMBER OF NODES
SN65HVD1780-Q1	Up to 115kbps	Up to 320
SN65HVD1781-Q1	Up to 1Mbps	Up to 320
SN65HVD1782-Q1	Up to 10Mbps	Up to 64

(1) For all available packages, see the orderable addendum at the end of the data sheet.

V_{FAULT} up to 70 V

Copyright © 2016, Texas Instruments Incorporated

Simplified Schematic

Table of Contents

4 Pin Configuration and Functions

**Figure 4-1. D Package, 8-Pin SOIC
(Top View)**

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO		
A	6	Bus I/O	Driver output or receiver input (complementary to B)
B	7	Bus I/O	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Driver enable, active high
GND	5	Reference potential	Local device ground
R	1	Digital output	Receive data output
$\overline{RE}$	2	Digital input	Receiver enable, active low
V_{CC}	8	Supply	3.15V to 5.5V supply

5 Specifications

5.1 Absolute Maximum Ratings

See Note [1].

				MIN	MAX	UNIT
V_{CC}	Supply voltage			−0.5	7	V
	Voltage range at bus pins	'HVD1780-Q1, 'HVD1781-Q1	A, B pins	−70	70	V
		'HVD1782-Q1	A, B pins	−70	30	
	Input voltage range at any logic pin			−0.3	V_{CC} + 0.3	V
	Transient overvoltage pulse through 100 Ω per TIA-485			−70	70	V
	Receiver output current			−24	24	mA
	Continuous total power dissipation			See *Power Dissipation Ratings*		
T_J	Junction temperature				170	°C
T_{stg}	Storage temperature			−55	150	°C

(1)   Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings—AEC

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002[1]	Bus terminals and GND	±16000	V
			All pins	±4000	
		Charged-device model (CDM), per AEC Q100-011		±2000	
		Machine Model (MM), AEC-Q100-003		±400	

(1)   AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 ESD Ratings—IEC

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per IEC 60749-26	Bus terminals and GND	±16000	V

5.4 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		3.15	5	5.5	V
V_I	Input voltage at any bus terminal (separately or common mode)[1]		−7		12	V
V_{IH}	High-level input voltage (driver, driver enable, and receiver enable inputs)		2		V_{CC}	V
V_{IL}	Low-level input voltage (driver, driver enable, and receiver enable inputs)		0		0.8	V
V_{ID}	Differential input voltage		−12		12	V
I_O	Output current, driver		−60		60	mA
	Output current, receiver		−8		8	mA
R_L	Differential load resistance		54	60		Ω
C_L	Differential load capacitance				50	pF
$1/t_{UI}$	Signaling rate	SN65HVD1780-Q1			0.115	Mbps
		SN65HVD1781-Q1			1	
		SN65HVD1782-Q1			10	
T_A	Operating free-air temperature (See the *Thermal Information* table)	5V supply	−40		105	°C
		3.3V supply	−40		125	
T_J	Junction Temperature		−40		150	°C

(1)   By convention, the least positive (most negative) limit is designated as minimum in this data sheet.

5.5 Thermal Information

	THERMAL METRIC[1]		SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782-Q1	UNIT
			D (SOIC)	
			8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	JEDEC high-K model	138	°C/W
		JEDIC low-K model	242	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		61	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		62	°C/W
ψ_{JT}	Junction-to-top characterization parameter		3.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter		38.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

5.6 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$|V_{OD}|$	Driver differential output voltage magnitude	R_L = 60 Ω, 4.75 V ≤ V_{CC} 375 Ω on each output to –7 V to 12 V, SeeFigure 6-1	T_A < 85°C	1.5			V
			T_A < 125°C	1.4			
		R_L = 54 Ω, 4.75 V ≤ V_{CC} ≤ 5.25 V	T_A < 85°C	1.7	2		
			T_A < 125°C	1.5			
		R_L = 54 Ω, 3.15 V ≤ V_{CC} ≤ 3.45 V		0.8	1		
		R_L = 100 Ω, 4.75 V ≤ V_{CC} ≤ 5.25 V	T_A < 85°C	2.2	2.5		
			T_A < 125°C	2			
$\Delta|V_{OD}|$	Change in magnitude of driver differential output voltage	R_L = 54 Ω		–50	0	50	mV
$V_{OC(SS)}$	Steady-state common-mode output voltage			1	V_{CC}/2	3	V
ΔV_{OC}	Change in differential driver output common-mode voltage			–50	0	50	mV
$V_{OC(PP)}$	Peak-to-peak driver common-mode output voltage	Center of two 27-Ω load resistors, See Figure 6-2			500		mV
C_{OD}	Differential output capacitance				23		pF
V_{IT+}	Positive-going receiver differential input voltage threshold				–100	–35	mV
$V_{IT–}$	Negative-going receiver differential input voltage threshold			–180	–150		mV
V_{HYS}	Receiver differential input voltage threshold hysteresis ($V_{IT+} – V_{IT–}$)[1]			30	50		mV
V_{OH}	Receiver high-level output voltage	I_{OH} = –8 mA		2.4	V_{CC} – 0.3		V
V_{OL}	Receiver low-level output voltage	I_{OL} = 8 mA	T_A < 85°C		0.2	0.4	V
			T_A < 125°C			0.5	
$I_{I(LOGIC)}$	Driver input, driver enable, and receiver enable input current			–50		50	μA
I_{OZ}	Receiver output high-impedance current	V_O = 0 V or V_{CC}, $\overline{RE}$ at V_{CC}		–1		1	μA
I_{OS}	Driver short-circuit output current			–200		200	mA

5.6 Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
$I_{I(BUS)}$	Bus input current (disabled driver)	V_{CC} = 3.15 to 5.5 V or V_{CC} = 0 V, DE at 0 V	V_I = 12 V	HVD1780-Q1, HVD1781-Q1		75	100	µA
				HVD1782-Q1		400	500	
			V_I = –7 V	HVD1780-Q1, HVD1781-Q1	–60	–40		
				HVD1782-Q1	-400	-300		
I_{CC}	Supply current (quiescent)	Driver and receiver enabled	DE = V_{CC}, RE = GND, no load			4	6	mA
		Driver enabled, receiver disabled	DE = V_{CC}, RE = V_{CC}, no load			3	5	
		Driver disabled, receiver enabled	DE = GND, RE = GND, no load			2	4	
		Driver and receiver disabled, standby mode	DE = GND, D = open, RE = V_{CC}, no load, T_A < 85°C			0.15	1	µA
			DE = GND, D = open, RE = V_{CC}, no load, T_A < 125°C				12	
	Supply current (dynamic)	See the *Typical Characteristics* section						

(1)   Specified by design. Not production tested.

5.7 Power Dissipation Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P_D	Power dissipation	V_{CC} = 3.6 V, T_J = 150°C, R_L = 300 Ω, C_L = 50 pF (driver), C_L = 15 pF (receiver) 3.3-V supply, unterminated[1]	75	mW
		V_{CC} = 3.6 V, T_J = 150°C, R_L = 100 Ω, C_L = 50 pF (driver), C_L = 15 pF (receiver) 3.3-V supply, RS-422 load[1]	95	
		V_{CC} = 3.6 V, T_J = 150°C, R_L = 54 Ω, C_L = 50 pF (driver), C_L = 15 pF (receiver) 3.3-V supply, RS-485 load[1]	115	
		V_{CC} = 5.5 V, T_J = 150°C, R_L = 300 Ω, C_L = 50 pF (driver), C_L = 15 pF (receiver) 5-V supply, unterminated[1]	290	
		V_{CC} = 5.5 V, T_J = 150°C, R_L = 100 Ω, C_L = 50 pF (driver), C_L = 15 pF (receiver) 5-V supply, RS-422 load[1]	320	
		V_{CC} = 5.5 V, T_J = 150°C, R_L = 54 Ω, C_L = 50 pF (driver), C_L = 15 pF (receiver) 5-V supply, RS-485 load[1]	400	
T_{SD}	Thermal-shutdown junction temperature		170	°C

(1)   Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: 1 Mbps.

Product Folder Links: *SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782-Q1*

5.8 Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DRIVER (SN65HVD1780)							
t_r, t_f	Driver differential output rise/fall time	R_L = 54 Ω, C_L = 50 pF, See Figure 6-3	3.15 V < V_{CC} < 3.45 V	0.4	1.4	1.8	μs
			3.15 V < V_{CC} < 5.5 V	0.4	1.7	2.6	μs
t_{PHL}, t_{PLH}	Driver propagation delay	R_L = 54 Ω, C_L = 50 pF, See Figure 6-3			0.8	2	μs
$t_{SK(P)}$	Driver differential output pulse skew, $\mid t_{PHL} - t_{PLH} \mid$	R_L = 54 Ω, C_L = 50 pF, See Figure 6-3			20	250	ns
t_{PHZ}, t_{PLZ}	Driver disable time	See Figure 6-4 and Figure 6-5			0.1	5	μs
t_{PZH}, t_{PZL}	Driver enable time	Receiver enabled	See Figure 6-4 and Figure 6-5		0.2	3	μs
		Receiver disabled			3	12	
DRIVER (SN65HVD1781)							
t_r, t_f	Driver differential output rise/fall time	R_L = 54 Ω, C_L = 50 pF, See Figure 6-3		50		300	ns
t_{PHL}, t_{PLH}	Driver propagation delay	R_L = 54 Ω, C_L = 50 pF, See Figure 6-3				200	ns
$t_{SK(P)}$	Driver differential output pulse skew, $\mid t_{PHL} - t_{PLH} \mid$	R_L = 54 Ω, C_L = 50 pF, See Figure 6-3				25	ns
t_{PHZ}, t_{PLZ}	Driver disable time	See Figure 6-4 and Figure 6-5				3	μs
t_{PZH}, t_{PZL}	Driver enable time	Receiver enabled	See Figure 6-4 and Figure 6-5			300	ns
		Receiver disabled				10	μs
DRIVER (SN65HVD1782)							
t_r, t_f	Driver differential output rise/fall time	R_L = 54 Ω, C_L = 50 pF	All V_{CC} and Temp			50	ns
			V_{CC} > 4.5V and T < 105°C		16		
t_{PHL}, t_{PLH}	Driver propagation delay	R_L = 54 Ω, C_L = 50 pF, See Figure 6-3				55	ns
$t_{SK(P)}$	Driver differential output pulse skew, $\mid t_{PHL} - t_{PLH} \mid$	R_L = 54 Ω, C_L = 50 pF, See Figure 6-3				10	ns
t_{PHZ}, t_{PLZ}	Driver disable time	See Figure 6-4 and Figure 6-5				3	μs
t_{PZH}, t_{PZL}	Driver enable time	Receiver enabled	See Figure 6-4 and Figure 6-5			300	ns
		Receiver disabled				9	μs
RECEIVER (ALL DEVICES UNLESS OTHERWISE NOTED)							
t_r, t_f	Receiver output rise/fall time [1]	C_L = 15 pF, See Figure 6-6	All devices		4	15	ns
t_{PHL}, t_{PLH}	Receiver propagation delay time	C_L = 15 pF, See Figure 6-6	HVD1780-Q1, HVD1781-Q1		100	200	ns
			HVD1782-Q1			80	
$t_{SK(P)}$	Receiver output pulse skew, $\mid t_{PHL} - t_{PLH} \mid$	C_L = 15 pF, See Figure 6-6	HVD1780-Q1, HVD1781-Q1		6	20	ns
			HVD1782-Q1			5	
t_{PLZ}, t_{PHZ}	Receiver disable time [1]	Driver enabled, See Figure 6-7			15	100	ns
$t_{PZL(1)}$, $t_{PZH(1)}$ $t_{PZL(2)}$, $t_{PZH(2)}$	Receiver enable time	Driver enabled, See Figure 6-7			80	300	ns
		Driver disabled, See Figure 6-8			3	9	μs

(1)   Specified by design. Not production tested.

5.9 Package Dissipation Ratings

PACKAGE[1]	JEDEC THERMAL MODEL	T_A < 25°C RATING	DERATING FACTOR ABOVE T_A = 25°C	T_A = 85°C RATING	T_A = 105°C RATING	T_A = 125°C RATING (3.3 V ONLY)
SOIC (D) 8-pin	High-K	905 mW	7.25 mW/°C	470 mW	325 mW	180 mW
	Low-K	516 mW	4.1 mW/°C	268 mW	186 mW	103 mW

(1)   For the most current package and ordering information, see the *Mechanical, Packaging, and Orderable Information* section, or see the TI website at www.ti.com.

5.10 Typical Characteristics

**Figure 5-1. Driver Output Current vs Supply Voltage**

**Figure 5-2. RMS Supply Current vs Signaling Rate**

Figure 5-3. Differential Output Voltage vs Differential Load Current


Figure 5-4. SN65HVD1782 Rise and Fall Time

**Figure 5-5. SN65HVD1780 Differential Output Amplitude and Transition Time vs Supply Voltage**

Product Folder Links: *SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782-Q1*

6 Parameter Measurement Information

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 ns, output impedance 50 Ω.

Copyright © 2016, Texas Instruments Incorporated

Figure 6-1. Measurement of Driver Differential Output Voltage With Common-Mode Load

Copyright © 2016, Texas Instruments Incorporated

C_L Includes Fixture and Instrumentation Capacitance

Figure 6-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load

Copyright © 2016, Texas Instruments Incorporated

**Figure 6-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays**

Copyright © 2016, Texas Instruments Incorporated

D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 6-4. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load

Copyright © 2016, Texas Instruments Incorporated

D at 0 V to test non-inverting output, D at 3 V to test inverting output.

**Figure 6-5. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load**

Copyright © 2016, Texas Instruments Incorporated

Figure 6-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays

Product Folder Links: *SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782-Q1*

Figure 6-7. Measurement of Receiver Enable and Disable Times With Driver Enabled

Figure 6-8. SN65HVD1781 Measurement of Receiver Enable Times With Driver Disabled

7 Detailed Description

7.1 Overview

The SN65HVD1780-Q1, SN65HVD1781-Q1, and SN65HVD1782-Q1 devices are half-duplex RS-485 transceivers available in three speed grades suitable for data transmission up to 115kbps, 1Mbps, and 10Mbps.

These devices feature a wide common-mode operating range and bus-pin fault protection up to ±70V. Each device has an active-high driver enable and active-low receiver enable. A standby current of less than 1μA can be achieved by disabling both driver and receiver.

7.2 Functional Block Diagram

Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

Internal ESD protection circuits protect the transceiver bus terminals against ±16kV Human Body Model (HBM) electrostatic discharges.

Device operation is specified over a wide temperature range from –40°C to 125°C.

7.3.1 Bus Fault Conditions

The SN65HVD178x-Q1 family of RS-485 transceivers is designed to survive bus pin faults up to ±70V. The SN65HVD1782-Q1 device will not survive a bus pin fault with a direct short to voltages above 30V when all of the following occurs:

- The device is powered on
- The driver is enabled (DE = HIGH), and one of the following is true
  - D = HIGH AND the bus fault is applied to the A pin
  - D = LOW AND the bus fault is applied to the B pin

Under other conditions, the device survives shorts to bus pin faults up to ±70V. Table 7-1 summarizes the conditions under which the device may be damaged, and the conditions under which the device will not be damaged.

Table 7-1. Bus Fault Conditions for the HVD1782

POWER	DE	D	A	B	RESULTS
OFF	X	X	$-70V < V_A < 70V$	$-70V < V_B < 70V$	Device survives
ON	LO	X	$-70V < V_A < 70V$	$-70V < V_B < 70V$	Device survives
ON	HI	L	$-70V < V_A < 70V$	$-70V < V_B < 30V$	Device survives
ON	HI	L	$-70V < V_A < 70V$	$30V < V_B$	Damage may occur
ON	HI	H	$-70V < V_A < 30V$	$-70 V < V_B < 30V$	Device survives
ON	HI	H	$30V < V_A$	$-70V < V_B < 30V$	Damage may occur

7.3.2 Receiver Failsafe

The SN65HVD178x-Q1 family of half-duplex transceivers provides internal biasing of the receiver input thresholds in combination with large input-threshold hysteresis. At a positive input threshold of V_{IT+} = –35mV and an input hysteresis of V_{HYS} = 30mV, the receiver output remains logic high under bus-idle, bus-short, or open bus conditions in the presence of up to 130mV$_{PP}$ differential noise without the need for external failsafe biasing resistors.

7.3.3 Hot-Plugging

These devices are designed to operate in *hot swap* or *hot-pluggable* applications. Key features for hot-pluggable applications are power-up and power-down glitch free operation, default disabled input and output pins, and receiver failsafe.

As shown in the *Functional Block Diagram*, an internal power-on reset circuit keeps the driver outputs in a high impedance state until the supply voltage has reached a level at which the device will reliably operate. This circuit makes sure no problems occur on the bus pin outputs as the power supply turns on or off.

As shown in *Device Functional Modes*, the driver and receiver enable inputs (DE and $\overline{RE}$) are disabled by default. This default makes sure the device neither drives the bus nor reports data on the R pin until the associated controller actively drivers the enable pins.

7.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC}, thus, when left open while the driver is enabled, output A turns high and B turns low.

Table 7-2. Driver Function Table

INPUT	ENABLE	OUTPUTS		DRIVER STATE
D	DE	A	B	
H	H	H	L	Actively drive bus High
L	H	L	H	Actively drive bus Low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus High by default

Product Folder Links: *SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782-Q1*

When the receiver enable pin, $\overline{RE}$, is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+}, the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-}, the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When $\overline{RE}$ is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

Table 7-3. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	RECEIVER STATE
$V_{ID} = V_A - V_B$	$\overline{RE}$	R	
$V_{ID} > V_{IT+}$	L	H	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output
Idle (terminated) bus	L	H	Fail-safe high output

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN65HVD178x-Q1 family of devices is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.

Copyright © 2016, Texas Instruments Incorporated

**Figure 8-1. Half-Duplex Transceiver Configurations**

Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic, whether the driver is transmitting data or not.

Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high, and as a receiver when the direction-control line is low.

Additionally, only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.

8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T, whose value matches the characteristic impedance, Z_0, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.

Copyright © 2016, Texas Instruments Incorporated

Figure 8-2. Typical RS-485 Network With Half-Duplex Transceivers

8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10kbps and 100kbps, some applications require data rates up to 250kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.


Figure 8-3. Cable Length vs Data Rate Characteristic

8.2.1.2 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL). Where 1 unit load represents a load impedance of approximately 12kΩ. Because the SN65HVD7x-Q1 family of devices consists of 1/10 UL transceivers, connecting up to 320 receivers to the bus is possible.

8.2.2 Detailed Design Procedure

Although the SN65HVD178x-Q1 family of devices is internally protected against human-body-model ESD strikes up to 16kV, additional protection against higher-energy transients can be provided at the application level by implementing external protection devices.

Figure 8-4 shows a protection circuit intended to withstand 8kV IEC ESD (per IEC 61000-4-2) as well as 4kV EFT (per IEC 61000-4-4).

Copyright © 2016, Texas Instruments Incorporated

Figure 8-4. RS-485 Transceiver with External Transient Protection

Table 8-1. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER[1]
XCVR	RS-485 Transceiver	SN65HVD178x-Q1	TI
R1, R2	10Ω, Pulse-Proof Thick-Film Resistor	CRCW0603010RJNEAHP	Vishay
TVS	Bidirectional 600W Transient Suppressor	SMBJ43CA	Littlefuse

(1)   See Third-Party Products Disclaimer.

8.2.2.1 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

$$L_{stub} \leq 0.1 \times t_r \times v \times c \tag{1}$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3×10^8 m/s)
- v is the signal velocity of the cable or trace as a factor of c

8.2.2.2 Receiver Failsafe

The differential receivers of the SN65HVD178x-Q1 family have receiver input thresholds that are offset, so the receiver output state is known for the following three fault conditions:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic High state, so the output of the receiver is not indeterminate.

Product Folder Links: *SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782-Q1*

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than 200mV, and must output a Low when V_{ID} is more negative than –200mV. The receiver parameters which determine the failsafe performance are $V_{IT(+)}$, $V_{IT(-)}$, and V_{HYS} (the separation between $V_{IT(+)}$ and $V_{IT(-)}$). As shown in the *Electrical Characteristics* table, differential signals more negative than –200mV always cause a Low receiver output, and differential signals more positive than 200mV always cause a High receiver output.

When the differential input signal is close to zero, the signal is still above the maximum $V_{IT(+)}$ threshold of –35 mV, and the receiver output is High. Only when the differential input is more than V_{HYS} below $V_{IT(+)}$ does the receiver output transition to a Low state. Therefore, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value, V_{HYS}, as well as the value of $V_{IT(+)}$.


Figure 8-5. Noise Immunity Under Bus Fault Conditions

8.2.3 Application Curve

1-Mbps Operation

Figure 8-6. SN65HVD1781-Q1 PRBS Data Pattern

8.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply should be buffered with a 100nF ceramic capacitor located as close to the supply pins as possible. The device is a linear voltage regulator suitable for the 5V supply.

8.4 Layout

8.4.1 Layout Guidelines

On-chip IEC-ESD protection is good for laboratory and portable equipment but often insufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices.

Because ESD and EFT transients have a wide frequency bandwidth from approximately 3MHz to 3GHz, high-frequency layout techniques must be applied during PCB design.

1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
2. Use V_{CC} and ground planes to provide low-inductance. High-frequency currents follow the path of least inductance and not the path of least impedance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
4. Apply 100nF to 220nF bypass capacitors as close as possible to the V_{CC} pins of the transceiver, UART, or controller ICs on the board.
5. Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via inductance.
6. Use 1kΩ to 10kΩ pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
7. While pure TVS protection is sufficient for surge transients up to 1kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1mA.

8.4.2 Layout Example

Figure 8-7. Half-Duplex Layout Example

9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:
- *RS-485 Half-Duplex Evaluation Module*
- *SN65HVD17xx Fault-Protected RS-485 Transceivers With Extended Common-Mode Range*
- *TPS7A6xxx-Q1 300-mA 40-V Low-Dropout Regulator With 25-µA Quiescent Current*

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary   This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: *SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782-Q1*

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65HVD1780QDRQ1	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1780Q
SN65HVD1780QDRQ1.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1780Q
SN65HVD1781QDRQ1	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1781Q
SN65HVD1781QDRQ1.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1781Q
SN65HVD1782QDRQ1	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1782Q
SN65HVD1782QDRQ1.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1782Q

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

OTHER QUALIFIED VERSIONS OF SN65HVD1780-Q1, SN65HVD1781-Q1, SN65HVD1782-Q1 :

- Catalog : SN65HVD1780, SN65HVD1781, SN65HVD1782

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1780QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1781QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1782QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1780QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD1781QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD1782QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0

C

SEATING PLANE

.004 [0.1] C

.228-.244 TYP
[5.80-6.19]

A

PIN 1 ID AREA

6X .050
[1.27]

1

8

2X
.150
[3.81]

.189-.197
[4.81-5.00]
NOTE 3

4

5

4X (0°-15°)

8X .012-.020
[0.31-0.51]

.069 MAX
[1.75]

B

.150-.157
[3.81-3.98]
NOTE 4

.010 [0.25] (M) C A B

SEE DETAIL A

4X (0°-15°)

.005-.010 TYP
[0.13-0.25]

.010
[0.25]

0° - 8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C   02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

8X (.061)
[1.55]

SYMM

SEE
DETAILS

1

8

8X (.024)
[0.6]

SYMM

(R.002) TYP
[0.05]

4

5

6X (.050)
[1.27]

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

.0028 MIN
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061)
[1.55]

SYMM

1

8X (.024)
[0.6]

8

SYMM

6X (.050)
[1.27]

4

5

(R.002) TYP
[0.05]

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C   02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE AND DISCLAIMER