 State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ} 3-State Outputs Drive Bus Lines or Buffer-Memory Address Registers P-N-P Inputs Reduce DC Loading High-Impedance State During Power Up and Power Down Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (N) M W OR N PACKAGE (TOP VIEW) DW Or N PACKAGE (TOP VIEW) V<u>CC</u> 2 19 2 0E 1A1 2 19 2 0E 2 0E 2 0E 2 19 2 0E 2 0E 2 19 2 0E 2 0E 2 19 2 0E 2 0E 2 19 2 0E 2 0E 2 0E 2 19 2 0E 2 0E 2 0E 2 19 2 12 2 19 2 0E 2 19 2 0E 2 19 2 0E 2 19 2 19 2 0E 2 19 2 19 2 19 2 19 2 19 2 19 2 19 2 19		COBCCZITY TEBROTART 1505 REV
Buffer-Memory Address Registers10E120VCC• P-N-P Inputs Reduce DC Loading1A121920E• High-Impedance State During Power Up and Power Down1A24172A4• Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (N)1A48132A22Y19121Y4	5	
 P-N-P Inputs Reduce DC Loading High-Impedance State During Power Up and Power Down Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (N) 144 [8 13] 2A2 2Y1 [9 12] 1Y4 	•	
 High-Impedance State During Power Up and Power Down Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (N) 1A2 4 17 2A4 5 16 1Y2 5 16 1Y2 7 14 1Y3 2A3 7 14 1Y3 2A4 1Y2 9 12 1Y4 	 P-N-P Inputs Reduce DC Loading 	
• Package Options Include Plastic 1A3 [6 15] 2A3 Small-Outline (DW) Packages and Standard 2Y2 [7 14] 1Y3 Plastic 300-mil DIPs (N) 1A4 [8 13] 2A2 2Y1 [9 12] 1Y4		3 6
Small-Outline (DW) Packages and Standard 2Y2 7 14 1Y3 Plastic 300-mil DIPs (N) 1A4 8 13 2A2 2Y1 9 12 1Y4	and Power Down	2Y3 🛛 5 🛛 16 🗖 1Y2
Plastic 300-mil DIP's (N) 1A4 8 13 2A2 2Y1 9 12 1Y4		1A3 🛛 6 🛛 15 🗋 2A3
2Y1 [9 12] 1Y4		2Y2 🛛 7 🛛 14 🗍 1Y3
least in the second s	Plastic 300-mil DIPs (N)	1A4 🛛 8 13 🗍 2A2
lescription GND [10 11] 2A1		2Y1 🚺 9 12 🗍 1Y4
	description	GND [10 11] 2A1

This octal buffer and line driver is designed

specifically to improve both the performance and density of 3-state memory address drivers clock drivers and

density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the SN64BCT240 and SN64BCT241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (\overline{OE}) inputs, and complementary OE and \overline{OE} inputs.

The SN64BCT244 is organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The outputs are in a high-impedance state during power up and power down while the supply voltage is less than approximately 3 V.

The SN64BCT244 is characterized for operation from -40° C to 85° C.

(each buffer)									
INPU	JTS	OUTPUT							
OE	Α	Y							
L	Н	Н							
L	L	L							
Н	Х	Z							


FUNCTION TABLE (each buffer)



SN64BCT244 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS


SCBS027A - FEBRUARY 1989 - REVISED JANUARY 1994


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, VO	\ldots – 0.5 V to 5.5 V
Voltage range applied to any output in the high state, VO	\ldots – 0.5 V to V _{CC}
Current into any output in the low state, I _O	128 mA
Operating free-air temperature range	−40°C to 85°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative voltage rating may be exceeded if the input clamp current rating is observed.



recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
IК	Input clamp current			-18	mA
IOH	High-level output current			-15	mA
IOL	Low-level output current			64	mA
TA	Operating free-air temperature	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	MIN	TYP†	MAX	UNIT		
VIK	$V_{CC} = 4.5 V,$	lj = -18 mA				-1.2	V
	N 45V	$I_{OH} = -3 \text{ mA}$		2.4	3.3		
VOH	$V_{CC} = 4.5 V$	I _{OH} = – 15 mA		2	3.1		V
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 64 mA			0.42	0.55	V
lj	V _{CC} = 5.5 V,	$V_{I} = 7 V$				0.1	mA
Iн	V _{CC} = 5.5 V,	VI = 2.7 V				20	μA
١ _{IL}	V _{CC} = 5.5 V,	VI = 0.5 V				-1	mA
1	$V_{CC} = 0$ to 2.3 V (power up)		OE at 0.8 V			± 50	
I _{OZ}	V_{CC} = 1.8 V to 0 (power down)	V _O = 2.7 V or 0.5 V,	OE al 0.6 V			± 50	μA
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V				50	μA
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.5 V$				-50	μA
los†	V _{CC} = 5.5 V,	$V_{O} = 0$		-100		-225	mA
Іссн	V _{CC} = 5.5 V,	Output open			23	40	mA
ICCL	V _{CC} = 5.5 V,	Output open			53	80	mA
ICCZ	V _{CC} = 5.5 V,	Output open			4	10	mA

[†] All typical values are at $V_{CC} = 5$ V.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			$V_{CC} = 4.5$ $C_L = 50 \text{ pl}$ R1 = 500 g R2 = 500 g $T_A = \text{MIN}$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
^t PLH	•	Y	1.2	2.5	4.4	0.9	5.3	
^t PHL	A	Y	1.7	3.2	5	1.4	6	ns
^t PZH	OE	Y	2	5.7	7.8	2	9	
^t PZL	OE	Y	2	5.9	8.1	2	9.4	ns
^t PHZ	OE	Y	2	5.4	6.7	2	8	ns
tPLZ	UE	ſ	2	6.1	7.6	2	9.8	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN64BCT244DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6BCT244
SN64BCT244DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6BCT244

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN64BCT244DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN64BCT244DW.A	DW	SOIC	20	25	507	12.83	5080	6.6

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.




DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated