## SDLS076

- Synchronous Parallel Load
- Positive-Edge-Triggered Clocking
- Parallel Inputs and Outputs from Each Flip-Flop
- **Direct Overriding Clear**
- J and K Inputs to First Stage
- Complementary Outputs from Last Stage
- For Use in High Performance: Accumulators/Processors Serial-to-Parallel, Parallel-to-Serial Converters

#### description

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load (SH/LD) control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The register has two modes of operation:

#### Parallel (broadside) load Shift (in the direction QA toward QD)

Parallel loading is accomplished by applying the four bits of data and taking SH/LD low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when SH/LD is high. Serial data for this mode is entered at the J- $\overline{K}$ inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the function table.

The high-performance '\$195, with a 105-megahertz typical maximum shift-frequency, is particularly attractive for very-high-speed data processing systems. In most cases existing systems can be upgraded merely by using this Schottky-clamped shift register.

#### FUNCTION TABLE

	_	OUTPUTS											
CLEAR	SHIFT/ SER		SERIAL PARALLEL							~			
LLEAN	LOAD	CLOCK	L	ĸ	A	B	С	D.	QA	Q <sub>B</sub>	QC	QD	α <sub>D</sub>
	X	×	×	x	X	x	х	X	L		L	Ľ	н
н	L	t	x	x	a	ь	c	d .	а	b	с	d	d
н	н	L	x	x	x	х	х	x	QA0	0 <sub>80</sub>	aco	a <sub>D0</sub>	ā <sub>D0</sub>
н	н	T I	L	н	х	х	х	x	QAD	$\mathbf{a}_{A0}$	$\mathbf{Q}_{\mathbf{B}\mathbf{D}}$	$\boldsymbol{\alpha}_{Cn}$	α <sub>Cn</sub>
н	н		L	L	х	х	х	х	L	$\mathbf{Q}_{An}$	Q <sub>Bn</sub>	O <sub>Cn</sub>	ã <sub>Cn</sub>
н	н	T	н	н	х	х	х	X	н	QAn	QBn	QCn	ā <sub>Cn</sub>
н	н	1	н	L	x	х	х	х	ā <sub>An</sub>	Q <sub>An</sub>	0 <sub>Bn</sub>	Q <sub>Cn</sub>	ā <sub>Cn</sub>


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


## SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

MARCH 1974-REVISED MARCH 1988

SN54195, SN54LS195A, SN54S195 . . . J OR W PACKAGE SN74195 .... N PACKAGE \$N74LS195A, SN74S195 ... D OR N PACKAGE (TOP VIEW)

#### SN54LS195, SN54S195 ... FK PACKAGE (TOP VIEW)





TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
ʻ195	39 MHz	195 mW
'LS195A	39 MHz	70 mW
'S195	105 MHz	350 mW

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)


t = transition from low to high level

- a, b, c, d = the level of steady-state input at A, B,C, or D, respectively
- $Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$  = the level of  $Q_A, Q_B, Q_C$ . or Q<sub>D</sub>, respectively, before the indicated steadystate input conditions were established

 $a_{An}, a_{Bn}, a_{Cn} =$  the level of  $a_A, a_B,$  or  $a_C,$ respectively, before the mostrecent transition of the clock




## SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS







## SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



logic symbols<sup>†</sup>










## SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS













#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)				 :	 7 V
Input voltage	,	• • •	. <b>.</b>	 	 5.5 V
Operating free-air temperature range:	SN54195			 	 –55°C to 125°C
	SN74195			 	 . 0°C to 70°C
Storage temperature range				 	 –65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN5419	5				
		MIN	NOM	MAX	MIN	NOM	MAX	דואט
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		1		-800			-800	μA
Low-level output current, IOL		1		16	·····		16	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock input pulse, tw(clock)	······································	16			16			пs
Width of clear input pulse, tw(clear)		12			12			ns
	Shift/load	25			25			
Setup time, t <sub>su</sub> (see Figure 1)	Serial and parallel data	20			20			ns
	Clear inactive-state	25			25			
Shift/load release time, trelease (see Figure 1)				10			10	n\$
Serial and parallel data hold time, th (see Figure 1)		0			0			ns
Operating free-air temperature, TA		55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage		2			V V
VIL	Low-level input voltage		-		0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	1		-1.5	V
∨он	High-level Output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.4		v
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4	v
4	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V			1	mΑ
Чн	High-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.4 V			40	μA
11	Low-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V	1		-1.6	mA
100	Short-circuit output current §	SN5419	-20		-67	_
los		VCC = MAX SN 7419	- 18		-57	mA
1CC	Supply current	VCC = MAX, See Note 2		39	63	mA

 $^\dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

----

8 Not more than one output should be shorted at a time,

NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J, K, and data inputs. I<sub>CC</sub> is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5 V, to clock.

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax Maximum clock frequency	$C_1 = 15 \rho F_1$	30	39		MHz
tPHL Propagation delay time, high-to-low-level output from clear	=		19	30	лş
tPLH Propagation delay time, low-to-high-level output from clock	R_ = 400 S2,	<u> </u>	14	22	ns
tPHL Propagation delay time, high-to-low-level output from clock	See Figure 1		17	26	ns



## SN54LS195A, SN74LS195A **4-BIT PARALLEL ACCESS SHIFT REGISTERS**

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .														7 V
Input voltage														
Operating free-air temperature range:	SN54LS195A										-5	5°(	C to	1 <b>25°C</b>
	SN74L\$195A					,						0'	°Ct	o 70°C
Storage temperature range											-6	5°(	C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		SI	154LS1	95A	S	1		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5,5	4.75	5	5.25		
High-level output current, IOH			-400		_	-400	μA	
Low-level output current, IOL		1		4	1		8	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock or clear pulse, tw(clock)	16			16			ns	
Width of clear input pulse, tw(clear)		12			12			ns
	Shift/load	25			25			
Setup time, t <sub>su</sub> (see Figure 1)	Serial and parallel data	15			15			ns
	Clear inactive-state	25			25			
Shift/load release time, trelease (see Figure 1)				10			20	⊓s
Serial and parallel data hold time, th (see Figure 1)		0			0			ns
Operating free-air temperature, TA		-65		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN	54LS19	5A	SN			
	PARAMETER	(E)		7169 .	MIN	TYP <sup>‡</sup>	MAX	MIN	ŦΥΡ‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
Vik	Input clamp voltage	Vcc = MIN,	lı = −18 mA				-1.5			-1.5	V
∨он	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	VIH = 2 V, I <sub>OH</sub> = -400	μA	2.5	3.4		2.7	3.4		Υ.
		VCC = MIN,	VIH = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	VIL = VIL max		IOL = 8 mA					0.35	0.5	v
4	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V1 = 7 V	• •			0.1			0.1	mA
411	High-level input current	VCC = MAX.	VI = 2.7 V		1		20			20	μA
46	Low-level input current	V <sub>CC</sub> = MAX,	Vj = 0.4 V				-0.4			-0.4	mА
los	Short-circuit output current§	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mА
lcc	Supply current	V <sub>CC</sub> = MAX,	See Note 2			14	21		14	21	mА

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
<sup>2</sup> All typical values are at V<sub>CC</sub> - 5 V, T<sub>A</sub> = 25 C.
<sup>3</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second,
NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J. K, and data inputs, i<sub>CC</sub> is measured by applying a momentary ground, followed by 4.5 V, to clock.

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax. Maximum clack frequency		30	39		MHZ
tPHL Propagation delay time, high-to-low-level output from clear	$R_{\rm I} = 2  k\Omega,$		19	30	ns
tPLH Propagation delay time, low-to-high-level output from clock	See Figure 1		14	22	ns
tPHL Propagation delay time, high-to-low-level output from clock	Que rigure r		17	26	ns



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)											7V
Input voltage											
Operating free-air temperature range:	SN54S195			-						,	–55°C to 125°C
											0°C to 70°C '
Storage temperature range		 -	, .			 -			-		~65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		S S	SN54S19	95	S	SN74S195			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH		T		1	[		-1	mA	
Low-level output current, IOL				20			20	mA	
Clock frequency, fclock		0		70	0		70	MHz	
Width of clock input pulse, tw(clock)					7			ns	
Width of clear input pulse, tw(clear)					12			ns	
	Shift/load	11			11				
Setup time, t <sub>su</sub> (see Figure 1)	Serial and parallel data	5			5	5		ns	
	Clear inactive-state	9			9				
Shift/load release time, trelease (see Figure 1)				2	[		6	ns	
Serial and perallel data hold time, th (see Figure 1)					3			ns	
Operating free-air temperature, TA				125	0		70	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			MIN	TYP‡	MAX	UNIT		
V <sub>IH</sub>	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
ViK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> =18 mA				-1.2	V
VOH High-level output voltage		V <sub>CC</sub> = MIN,	VIH = 2 V,	SN54S195	2.5 2.7	3.4		l v
	ligh-level output voltage	V <sub>IL</sub> = 0.8 V,	lон = −1 mA	SN74S195		3.4		l v
VOL La		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, loL = 20 mA				0.5	v
	Low-level output voltage	VIL = 0.8 V,						
۱ <sub>۱</sub>	Input current at maximum input voltage	V <sub>CC</sub> - MAX,	V <sub>1</sub> = 5.5 V				t	mA
Чн	High-level input current	VCC = MAX,	V <sub>1</sub> = 2.7 V				50	μA
<u>۱</u> ۲	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V				-2	mΑ
los	Short-circuit output current §	V <sub>CC</sub> = MAX		······································	-40		-100	mА
			0	SN54S195		70	99	-
ICC SL	Supply current	V <sub>CC</sub> = MAX,	See Note 2	SN74\$195		70	109	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25<sup>2</sup>C.

.....

\$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J,  $\overline{K}$ , and data inputs, I<sub>CC</sub> is measured by applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.6 V, to clock.


## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax Maximum clock frequency	C <sub>1</sub> = 15 pF,	70	105		MHz
tpHL Propagation delay time, high-to-low-level output from clear	$R_{\rm I} = 280 \ \Omega_{\rm c}$		12.5	18.5	ns
tPLH Propagation delay time, low-to-high-level output from clock	See Figure 1		8	12	ns
tpHL Propagation delay time, high-to-low-level output from clock			11	16.5	N\$




## SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

### PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST



NOTES: A. The clock pulse generator has the following characteristics:  $Z_{out} \approx 50 \ \Omega$  and PRR  $\leq 1$  MHz. For '195,  $t_f \leq 7$  ns and  $t_f \leq 7$  ns. For 'LS195A,  $t_f \leq 15$  ns and  $t_f \leq 6$  ns. For 'S195,  $t_f = 2.5$  ns and  $t_f = 2.5$  ns. When testing  $f_{max}$ , vary the clock PRR.

- B. Ci includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.
- D. A clear pulse is applied prior to each test.
- E. For '195 and 'S195,  $V_{ref} = 1.5 V$ ; for 'LS195A,  $V_{ref} = 1.3 V$ . F. Propagation delay times (tpLH and tpHL) are measured at t<sub>n+1</sub>. Proper shifting of data is verified at t<sub>n+4</sub> with a functional test.
- G. J and K inputs are tested the same as data A, B, C, and D inputs except that shift/load input remains high.
- H.  $t_n$  = bit time before clocking transition.
  - $t_{n+1}$  = bit time after one clocking transition.  $t_{n+4}$  = bit time after four clocking transitions.

FIGURE 1-SWITCHING TIMES





# PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
JM38510/30602B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602B2A
JM38510/30602B2A.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602B2A
JM38510/30602B2A.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602B2A
JM38510/30602BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602BEA
JM38510/30602BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602BEA
JM38510/30602BEA.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602BEA
JM38510/30602BEA.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602BEA
M38510/30602B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602B2A
M38510/30602B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602B2A
M38510/30602BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602BEA
M38510/30602BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30602BEA
SN54LS195AJ	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS195AJ
SN54LS195AJ	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS195AJ
SN54LS195AJ.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS195AJ
SN54LS195AJ.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS195AJ
SNJ54LS195AJ	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS195AJ
SNJ54LS195AJ	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS195AJ
SNJ54LS195AJ.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS195AJ
SNJ54LS195AJ.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS195AJ

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.



www.ti.com

29-May-2025

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# TEXAS INSTRUMENTS

www.ti.com

23-May-2025

# TUBE



# - B - Alignment groove width

## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
JM38510/30602B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/30602B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/30602B2A	FK	LCCC	20	55	506.98	12.06	2030	NA

# FK 20

# 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

# LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated