



Support & training



SN54HC153, SN74HC153 SCLS112E - DECEMBER 1982 - REVISED FEBRUARY 2022

## SNx4HC153 Dual 4-Line To 1-Line Data Selectors/Multiplexers

### 1 Features


- Wide operating voltage range of 2 V to 6 V
- Outputs can drive up to 15 LSTTL loads
- Low power consumption, 80-µA max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 9 ns •
- ±6-mA output drive at 5 V
- Low input current of 1 µA max •
- Permit multiplexing from n lines to one line •
- Perform parallel-to-serial conversion
- ٠ Strobe (enable) line provided for cascading (N lines to n lines)

## 2 Description

The SNx4HC153 is a dual data selector/multiplexer containing full binary decoding to select one of four data sources. Both channels are controlled by the same address select inputs, and each channel includes its own strobe  $(\overline{G})$  input. A high level at the strobe terminal forces the repective output low.

Device Information									
PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)							
SN74HC153D	SOIC (16)	9.90 mm × 3.90 mm							
SN74HC153N	PDIP (16)	19.31 mm × 6.35 mm							
SN74HC153NS	SO (16)	6.20 mm × 5.30 mm							
SN74HC153PW	TSSOP (16)	5.00 mm × 4.40 mm							
SN54HC153J	CDIP (16)	24.38 mm × 6.92 mm							
SNJ54HC153FK	LCCC (20)	8.89 mm × 8.45 mm							

For all available packages, see the orderable addendum at (1) the end of the data sheet.



Pin numbers are for the D, J, N, NS, PW, and W packages.

#### **Functional Block Diagram**





## **Table of Contents**

1 Features1	7.1 Overview8
2 Description1	7.2 Functional Block Diagram8
3 Revision History	7.3 Device Functional Modes9
4 Pin Configuration and Functions	8 Power Supply Recommendations10
5 Specifications	9 Layout
5.1 Absolute Maximum Ratings4	9.1 Layout Guidelines10
5.2 Recommended Operating Conditions <sup>(1)</sup>	10 Device and Documentation Support11
5.3 Thermal Information4	10.1 Receiving Notification of Documentation Updates 11
5.4 Electrical Characteristics5	10.2 Support Resources 11
5.5 Switching Characteristics5	10.3 Trademarks11
5.6 Switching Characteristics6	10.4 Electrostatic Discharge Caution11
5.7 Operating Characteristics6	10.5 Glossary
6 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable
7 Detailed Description8	Information11


### **3 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision D (October 2003) to Revision E (February 2022)	Page
•	Updated the numbering, formatting, tables, figures, and cross-references throughout the document to re	eflect
	modern data sheet standards	1



### **4** Pin Configuration and Functions



J, W, D, N, NS, or PW Package 16-Pin CDIP, CFP, SOIC, PDIP, SO, or TSSOP Top View



NC - No internal connection

FK Package 20-Pin LCCC Top View



### **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA
I <sub>ок</sub>	Output clamp current <sup>(2)</sup>	$V_{O}$ < 0 or $V_{O}$ > $V_{CC}$		±20	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA
	Continuous current through V <sub>CC</sub> or		±70	mA	
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Section 5.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 5.2 Recommended Operating Conditions<sup>(1)</sup>

			SN	54HC153		SN	74HC153		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
	Low-level input voltage	V <sub>CC</sub> = 2 V			0.5			0.5	
VIL		V <sub>CC</sub> = 4.5 V			1.35			1.35	V
		V <sub>CC</sub> = 6 V			1.8			1.8	
VI	Input voltage	1	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V			1000			1000	
Δt/Δv	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400			400	1
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

(1) All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 5.3 Thermal Information

			D (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
Т	HERMAL MET	RIC <sup>(1)</sup>	16 PINS	16 PINS	16 PINS	16 PINS	UNIT
R	θJA	Junction-to-ambient thermal resistance	73	67	64	108	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.



### **5.4 Electrical Characteristics**

PARAMETER	TEST CONDITIONS <sup>(1)</sup>	Vcc	Т	<sub>A</sub> = 25°C		SN54HC	2153	SN74HC153		UNIT
FARAMETER	TEST CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	- Chini
		2	1.9	1.998		1.9		1.9		
	I <sub>OH</sub> = −20 μA	4.5	4.4	4.499		4.4		4.4		
V <sub>OH</sub>		6	5.9	5.999		5.9		5.9		V
	I <sub>OH</sub> = −6 mA	4.5	3.98	4.3		3.7		3.84		
	I <sub>OH</sub> = −7.8 mA	6	5.48	5.8		5.2		5.34		
	I <sub>OL</sub> = 20 μA	2		0.002	0.1		0.1		0.1	
		4.5		0.001	0.1		0.1		0.1	
V <sub>OL</sub>		6		0.001	0.1		0.1		0.1	V
	I <sub>OL</sub> = 6 mA	4.5		0.17	0.26		0.4		0.33	
	I <sub>OL</sub> = 7.8 mA	6		0.15	0.26		0.4		0.33	
l <sub>l</sub>	$V_1 = V_{CC}$ or 0	6		±0.1	±100		±1000		±1000	nA
I <sub>CC</sub>	$V_1 = V_{CC}$ or 0, $I_0 = 0$	6			8		160		80	μΑ
Ci		2 to 6		3	10		10		10	pF

over recommended operating free-air temperature range (unless otherwise noted)

(1)  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

### 5.5 Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 6)

PARAMETER	FROM	то	V <sub>cc</sub> (V)	TA	= 25°C		SN54HC153	SN74HC153	UNIT
FARAMETER	(INPUT)	(OUTPUT)	VCC (V)	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT
			2		90	150	225	190	
	A or B	Y	4.5		21	30	45	38	
			6		17	26	38	32	
	Data (Any C)		2		73	126	189	158	
t <sub>pd</sub>		Y	4.5		17	28	42	35	ns
			6		14	23	35	29	
			2		38	95	150	125	
	G	Y	4.5		11	19	28	24	
			6		9	16	24	20	
	Y		2		20	60	90	75	
tt		Y	4.5		8	12	18	15	ns
			6		6	10	15	13	

### **5.6 Switching Characteristics**

over recommended operating free-air temperature range, C<sub>L</sub> = 150 pF (unless otherwise noted) (see Figure 6)

PARAMETER	FROM	то		TA	= 25°C		SN54HC153	SN74HC153	UNIT															
FARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub> (V)	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT															
			2		105	235	355	295																
	A or B	Y	4.5		27	47	71	59																
			6		21	41	60	51																
	Data (Any C)				2		93	220	335	274														
t <sub>pd</sub>			Y	4.5		23	44	67	55	ns														
			6		19	38	57	48																
			2		60	185	280	230																
	G	Y	4.5		17	37	56	46																
													-					6		14	32	48	40	
			2		45	210	315	265																
tt		Y	4.5		17	42	63	53	ns															
		-	6		13	36	53	45																

### **5.7 Operating Characteristics**


T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
C <sub>pd</sub>	Power dissipation capacitance per multiplexer	No load	40	pF



### **6** Parameter Measurement Information

 $t_{\text{pd}}$  is the maximum between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$ 



A. C<sub>L</sub> includes probe and jig capacitance.

B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following charactersitics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.

C. The outputs are measured one at a time with one input transition per measurement.




### 7 Detailed Description

### 7.1 Overview

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate strobe ( $\overline{G}$ ) inputs are provided for each of the two 4-line sections.

### 7.2 Functional Block Diagram



Pin numbers are for the D, J, N, NS, PW, and W packages.



#### 7.3 Device Functional Modes

	INPUTS											
SELE	ECT <sup>(1)</sup>		DATA									
В	A	C0	C1	C2	C3	G						
Х	Х	Х	Х	Х	Х	Н	L					
L	L	L	Х	Х	Х	L	L					
L	L	Н	Х	Х	Х	L	Н					
L	н	Х	L	Х	Х	L	L					
L	н	Х	Н	Х	Х	L	Н					
Н	L	Х	Х	L	Х	L	L					
Н	L	Х	Х	Н	Х	L	Н					
Н	Н	Х	Х	Х	L	L	L					
Н	Н	Х	Х	Х	Н	L	Н					

(1) Select inputs A and B are common to both sections.



### 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



### **10 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **10.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### **10.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-8409301VEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8409301VE A SNV54HC153J
5962-8409301VEA.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8409301VE A SNV54HC153J
5962-8409301VFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8409301VF A SNV54HC153W
5962-8409301VFA.A	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8409301VF A SNV54HC153W
84093012A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	84093012A SNJ54HC 153FK
8409301EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409301EA SNJ54HC153J
SN54HC153J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC153J
SN54HC153J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC153J
SN74HC153D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 85	HC153
SN74HC153DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC153
SN74HC153DR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC153
SN74HC153DR.B	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC153
SN74HC153DR1G4	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC153
SN74HC153DR1G4.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC153
SN74HC153N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC153N
SN74HC153N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC153N
SN74HC153NE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC153N
SN74HC153NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC153
SN74HC153NSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC153
SN74HC153PW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 85	HC153
SN74HC153PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC153



31-Jul-2025

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	A	Developed			N	(4)	(5)	10 10 05	110450
SN74HC153PWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC153
SN74HC153PWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC153
SN74HC153PWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC153
SNJ54HC153FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	84093012A SNJ54HC 153FK
SNJ54HC153FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	84093012A SNJ54HC 153FK
SNJ54HC153J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409301EA SNJ54HC153J
SNJ54HC153J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409301EA SNJ54HC153J

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



www.ti.com

## PACKAGE OPTION ADDENDUM

31-Jul-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC153, SN54HC153-SP, SN74HC153 :

- Catalog : SN74HC153, SN54HC153
- Military : SN54HC153
- Space : SN54HC153-SP

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal	-								-			
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC153DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC153DR1G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC153NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74HC153PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC153PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

1-Aug-2025



*All dimensions are nominal	*All	dimensions	are	nominal
-----------------------------	------	------------	-----	---------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC153DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74HC153DR1G4	SOIC	D	16	2500	353.0	353.0	32.0
SN74HC153NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74HC153PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74HC153PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

1-Aug-2025

### TUBE



### - B - Alignment groove width

*All dimensions are nominal	
	_

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-8409301VFA	W	CFP	16	25	506.98	26.16	6220	NA
5962-8409301VFA.A	W	CFP	16	25	506.98	26.16	6220	NA
84093012A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN74HC153N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC153N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC153N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC153N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC153NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC153NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54HC153FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC153FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16



## FK 20

### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# **PW0016A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




## PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **NS0016A**



## **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# NS0016A

# **EXAMPLE BOARD LAYOUT**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# NS0016A

# **EXAMPLE STENCIL DESIGN**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated