







SN54AHCT14, SN74AHCT14 SCLS246T - OCTOBER 1995 - REVISED OCTOBER 2023

# SNx4AHCT14 Hex Schmitt-Trigger Inverters

### 1 Features

Texas

Instruments

- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250 mA per JESD 17
- ESD protection exceeds JESD 22 ٠
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- On products compliant to MIL-PRF-38535, ٠ all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

### 2 Applications


- Servers •
- **Network switches** •
- **Telecom** infrastructures
- Tests and measurements

## **3 Description**

The SNx4AHCT14 devices contain six independent inverters. These devices perform the Boolean function  $Y = \overline{A}$ 

Device Information						
PART NUMBER	RATING	PACKAGE <sup>(1)</sup>				
		J (CDIP, 14)				
SN54AHCT14	Military	W (CFP, 14)				
		FK (LCCC, 20)				
		D (SOIC, 14)				
		DB (SSOP, 14)				
		DGV (TVSOP, 14)				
		N (PDIP, 14)				
SN74AHCT14	Commercial	NS (SOP, 14)				
		PW (TSSOP, 14)				
		RGY (VQFN, 14)				
		BQA (WQFN, 14)				

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic** 





## **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Revision History2
5 Pin Configuration and Functions
6 Specifications
6.1 Absolute Maximum Ratings4
6.2 Handling Ratings4
6.3 Recommended Operating Conditions4
6.4 Thermal Information5
6.5 Electrical Characteristics5
6.6 Switching Characteristics6
6.7 Noise Characteristics6
6.8 Operating Characteristics6
6.9 Typical Characteristics7
7 Parameter Measurement Information
8 Detailed Description
8.1 Overview9

8.2 Functional Block Diagram	9
8.3 Feature Description	
8.4 Device Functional Modes	
9 Application and Implementation	. 10
9.1 Application Information	. 10
9.2 Typical Application	
9.3 Power Supply Recommendations	. 11
9.4 Layout	. 11
10 Device and Documentation Support	13
10.1 Documentation Support	. 13
10.2 Receiving Notification of Documentation Updates	13
10.3 Support Resources	. 13
10.4 Trademarks	13
10.5 Electrostatic Discharge Caution	
10.6 Glossary	13
11 Mechanical, Packaging, and Orderable	
Information	. 13

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision S (June 2023) to Revision T (October 2023)	Page
•	Updated RθJA values: D = 101.2 to 124.5, PW = 129.9 to 147.7; Updated D and PW packages for RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W	5
С	hanges from Revision R (September 2022) to Revision S (June 2023)	Page
•	Added the <i>Device Information</i> table	1
С	hanges from Revision Q (June 2014) to Revision R (September 2022)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1

•	Changed Cpd specification from 112 pF to 12 pF due to typo	6
•	Updated the Detailed Design Procedure section	10



### **5** Pin Configuration and Functions

14 🛛 V<sub>CC</sub> 1A 13 6A 1Y [ 2 12 6Y 2A [ 3 2Y [ 11 5A 4 3A 10 **1**5Y 5 3Y 6 9 🛛 4A 8Π 4Y GND 7

Figure 5-1. SN54AHCT14 J or W Package, 14-Pin CDIP or CFP SN74AHCT14 D, DB, DGV, N, NS, or PW Package, 14-Pin SOIC, SSOP, TVSOP, PDIP, SOP, or TSSOP (Top View)





Figure 5-2. SN74AHCT14 RGY or BQA Package, 14-Pin VQFN or WQFN (Top View)



NC – No internal connection Figure 5-3. SN54AHCT14 FK Package, 20-Pin LCCC (Top View)

Table 5-1. Pin Function	ns
-------------------------	----

PIN		TYPE <sup>(1)</sup>	DESCRIPTION					
NAME	NO.		DESCRIPTION					
1A	1	I	1A1					
1Y	2	0	1Y1					
2A	3	I	2A1					
2Y	4	0	2Y1					
3A	5	I	3A1					
3Y	6	0	3Y1					
GND	7	_	Ground pin					
4Y	8	0	4Y1					
4A	9	I	4A1					
5Y	10	0	5Y1					
5A	11	I	5A1					
6Y	12	0	6Y1					
6A	13	I	6A1					
VCC	14	_	Power pin					

(1) I = input, O = output



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{O}$ < 0 or $V_{O}$ > $V_{CC}$		±20	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GNE	)		±50	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ge	-65	150	°C
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		SN54AH	CT14	SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8		-8	mA
I <sub>OL</sub>	Low-level output current		8		8	mA
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI Application Report, Implications of Slow or Floating CMOS Inputs, (SCBA004).



#### 6.4 Thermal Information

					SN	74AHCT14				
THERMAL METRIC <sup>(1)</sup>		D	DGV	DB	N	NS	PW	RGY	BQA	UNIT
						14 PINS				]
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	124.5	138.7	113.1	61.1	98.6	147.7	63.7	88.3	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	78.8	60.6	65.6	48.0	54.1	77.4	77.6	90.9	
R <sub>θJB</sub>	Junction-to-board thermal resistance	81	71.8	60.4	41.0	57.4	90.9	39.7	56.8	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	37	10.6	25.5	32.4	19.6	27.2	5.7	9.9	- 'C/w
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	80.6	71.1	59.9	40.9	57.0	90.2	39.9	56.7	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	19.9	33.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, (SPRA953).

### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54AH	CT14	SN74AH		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V <sub>T+</sub>		4.5 V	0.9		1.9	0.9	1.9	0.9	1.9	
Positive-going input threshold voltage		5.5 V	1		2.1	1	2.1	1	2.1	V
V <sub>T-</sub>		4.5 V	0.5		1.5	0.5	1.5	0.5	1.5	
Negative-going input threshold voltage		5.5 V	0.6		1.7	0.6	1.7	0.6	1.7	V
ΔV <sub>T</sub>		4.5 V	0.4		1.4	0.4	1.4	0.4	1.4	.,
Hysteresis ( V <sub>T+</sub> – V <sub>T–</sub> )		5.5 V	0.4		1.5	0.4	1.5	0.4	1.5	V
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	- 4.5 V	4.4	4.5		4.4		4.4		V
∨он	I <sub>OH</sub> =8 mA	4.5 V	3.94			3.8		3.8		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44	v
I	V <sub>1</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1	μA
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND \qquad I_{O} = 0$	5.5 V			2		20		20	μA
ΔI <sub>CC</sub> <sup>(2)</sup>	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V			1.35		1.5		1.5	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10				10	pF

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 V$ .

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

#### 6.6 Switching Characteristics

PARAMETER	FROM	то					ICT14	SN74AH	ICT14		
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	^	v	C <sub>L</sub> = 15 pF		4(1)	7 <sup>(1)</sup>	1(1)	8 <mark>(1)</mark>	1	8	20
t <sub>PHL</sub>	A	T			4(1)	7 <sup>(1)</sup>	1(1)	8 <mark>(1)</mark>	1	8	ns
t <sub>PLH</sub>	^	v	C <sub>L</sub> = 50 pF		5.5	8	1	9	1	9	ns
t <sub>PHL</sub>	A	I			5.5	8	1	9	1	9	

over operating free-air temperature range (unless otherwise noted)

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### **6.7 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_{L} = 50 \text{ pF}, T_{A} = 25^{\circ}C^{(1)}$ 

	PARAMETER	SN7	UNIT		
	FARAIMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.9		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.7		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.3		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.1			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.5	V

(1) Characteristics are for surface-mount packages only.

#### 6.8 Operating Characteristics


 $V_{CC} = 5 V, T_A = 25^{\circ}C$ 

	PARAMETER	TEST	CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	12	pF




#### **6.9 Typical Characteristics**

One common misconception is that the current consumption will be less when switching a slow signal into a Schmitt trigger. This is partly true because the Schmitt trigger prevents oscillation which can draw a lot of current; however, you will see higher  $I_{CC}$  current due to the amount of time the input is not at the rail. This is Delta  $I_{CC}$ . Delta  $I_{CC}$  is where the inputs are not at the rails and upper or lower drive transistors are partially on. Figure 6-1 shows  $I_{CC}$  across the input voltage sweep.





#### **7 Parameter Measurement Information**



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 7-1. Load Circuit and Voltage Waveforms




### 8 Detailed Description

#### 8.1 Overview

The SNx4AHCT14 devices contain six independent inverters. These devices perform the Boolean function Y =  $\overline{A}$ . Each circuit functions as an independent inverter, but because of the Schmitt action, the inverters have different input threshold levels for positive-going (V<sub>T+</sub>) and for negative-going (V<sub>T</sub>) signals.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

- Inputs are TTL-Voltage compatible
- · Inputs accept very slow or noisy inputs

#### 8.4 Device Functional Modes

Table 8-1. Fu	unction Table
(Each I	nverter)

INPUT A	OUTPUT Y
Н	L
L	н



#### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

Schmitt triggers should be used anytime you need to translate a sign wave into a square wave, or used where a slow or noisy input needs to be sped up or cleaned up as in the switch de-bouncer circuit.

#### 9.2 Typical Application




Figure 9-1. Switch De-Bouncer Using Schmitt Trigger Inverter

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure


- 1. Recommended input conditions:
  - Specified High and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>
- 2. Recommended output conditions:
  - · Load currents should not exceed 25 mA per output and 50 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>




#### 9.2.3 Application Curves

Schmitt triggers should be used any time you need to

1. Change a sign wave into a square wave.



2. Have noisy signals that need to be cleaned up



3. Have slow edges that need to be converted to fast edges.





#### 9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ f is recommended. If there are multiple VCC pins, 0.01  $\mu$ f or 0.022  $\mu$ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ f and 1  $\mu$ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 9.4 Layout


#### 9.4.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 9-3 shows the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or VCC; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the IO's so they cannot float when disabled.



#### 9.4.2 Layout Example







### 10 Device and Documentation Support

#### **10.1 Documentation Support**

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9680101Q2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9680101Q2A SNJ54AHCT 14FK
5962-9680101QCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101QC A SNJ54AHCT14J
5962-9680101QDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101QD A SNJ54AHCT14W
5962-9680101VCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101VC A SNV54AHCT14J
5962-9680101VCA.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101VC A SNV54AHCT14J
5962-9680101VDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101VD A SNV54AHCT14W
5962-9680101VDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101VD A SNV54AHCT14W
SN74AHCT14BQAR	Active	Production	WQFN (BQA)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT14
SN74AHCT14BQAR.A	Active	Production	WQFN (BQA)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT14
SN74AHCT14D	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-40 to 125	AHCT14
SN74AHCT14DBR	Active	Production	SSOP (DB)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB14
SN74AHCT14DBR.A	Active	Production	SSOP (DB)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB14
SN74AHCT14DGVR	Active	Production	TVSOP (DGV)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB14
SN74AHCT14DGVR.A	Active	Production	TVSOP (DGV)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB14
SN74AHCT14DGVRE4	Active	Production	TVSOP (DGV)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB14
SN74AHCT14DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT14
SN74AHCT14DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT14
SN74AHCT14N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHCT14N



22-Aug-2025

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74AHCT14N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHCT14N
SN74AHCT14NSR	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT14
SN74AHCT14NSR.A	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT14
SN74AHCT14PW	Obsolete	Production	TSSOP (PW)   14	-	-	Call TI	Call TI	-40 to 125	HB14
SN74AHCT14PWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HB14
SN74AHCT14PWR.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB14
SN74AHCT14RGYR	Active	Production	VQFN (RGY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HB14
SN74AHCT14RGYR.A	Active	Production	VQFN (RGY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HB14
SNJ54AHCT14FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9680101Q2A SNJ54AHCT 14FK
SNJ54AHCT14FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9680101Q2A SNJ54AHCT 14FK
SNJ54AHCT14J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101QC A SNJ54AHCT14J
SNJ54AHCT14J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101QC A SNJ54AHCT14J
SNJ54AHCT14W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101QD A SNJ54AHCT14W
SNJ54AHCT14W.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9680101QD A SNJ54AHCT14W

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



www.ti.com

22-Aug-2025

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHCT14, SN54AHCT14-SP, SN74AHCT14 :

- Catalog : SN74AHCT14, SN54AHCT14
- Enhanced Product : SN74AHCT14-EP, SN74AHCT14-EP
- Military : SN54AHCT14
- Space : SN54AHCT14-SP
- NOTE: Qualified Version Definitions:
  - Catalog TI's standard catalog product
  - Enhanced Product Supports Defense, Aerospace and Medical Applications
  - Military QML certified for Military and Defense Applications



• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application


www.ti.com

Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT14BQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
SN74AHCT14DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHCT14DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHCT14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHCT14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHCT14NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74AHCT14PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT14RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

24-Jul-2025



		· · · · · · · · · · · · · · · · · · ·					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT14BQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
SN74AHCT14DBR	SSOP	DB	14	2000	353.0	353.0	32.0
SN74AHCT14DGVR	TVSOP	DGV	14	2000	353.0	353.0	32.0
SN74AHCT14DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74AHCT14DR	SOIC	D	14	2500	333.2	345.9	28.6
SN74AHCT14NSR	SOP	NS	14	2000	353.0	353.0	32.0
SN74AHCT14PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74AHCT14RGYR	VQFN	RGY	14	3000	353.0	353.0	32.0

### TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

### TUBE



### - B - Alignment groove width

*All dimensions are nominal	

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9680101Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9680101QDA	W	CFP	14	25	506.98	26.16	6220	NA
5962-9680101VDA	W	CFP	14	25	506.98	26.16	6220	NA
5962-9680101VDA.A	W	CFP	14	25	506.98	26.16	6220	NA
SN74AHCT14N	N	PDIP	14	25	506	13.97	11230	4.32
SN74AHCT14N	N	PDIP	14	25	506	13.97	11230	4.32
SN74AHCT14N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74AHCT14N.A	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54AHCT14FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHCT14FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHCT14W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54AHCT14W.A	W	CFP	14	25	506.98	26.16	6220	NA

# **D0014A**



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0014A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **BQA 14**

2.5 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## **BQA0014A**

## **PACKAGE OUTLINE**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



## **BQA0014A**

## **EXAMPLE BOARD LAYOUT**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## **BQA0014A**

## **EXAMPLE STENCIL DESIGN**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



# **DB0014A**



# **PACKAGE OUTLINE**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



# DB0014A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DB0014A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## FK 20

### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



## **PACKAGE OUTLINE**

### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



## J0014A

# **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **PW0014A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0014A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0014A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## **RGY 14**


## 3.5 x 3.5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RGY0014A**



## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RGY0014A**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **RGY0014A**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated