







SN54AC00-SP SCHS367C - OCTOBER 2008 - REVISED APRIL 2022

# SN54AC00-SP Radiation Hardened Quad 2 Input NAND Gate

#### 1 Features

- 5962R87549:
  - Radiation hardness assurance (RHA) up to TID 100 krad (Si)
  - SEL immune to 86 MeV×cm<sup>2</sup>/mg
- 5962-87549:
  - Total ionizing dose 50 krad (Si)
- 2 V to 6 V V<sub>CC</sub> operation
- Inputs accept voltages to 6 V
- Maximum t<sub>pd</sub> of 7 ns at 5 V

# 2 Applications

- Satellite payloads
- Satellite power on reset logic
- RHA known good Die (KGD) offering for space hybrids

#### Pin Functions (Each Gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Н	L
L	X	н
X	L	н



**Logic Diagram (Positive Logic)** 


#### 3 Description

The SN54AC00 device contains four independent 2input NAND gates. Each gate performs the Boolean function of  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	CDIP (14)	5.97 mm × 9.21 mm		
SN54AC00-SP	CFP (14)	6.67 mm × 19.56 mm		
	KGD (0)	Not applicable		

For all available packages, see the orderable addendum at the end of the data sheet.



J or W Package (Top View)



Page

#### **Table of Contents**

Table	c or contents
1 Features 2 Applications 3 Description 4 Revision History 5 Bare Die Information 6 Specifications 6.1 Absolute Maximum Ratings 6.2 Recommended Operating Conditions 6.3 Thermal Information 6.4 Electrical Characteristics 6.5 Switching Characteristics, V <sub>CC</sub> = 3.3 V	1 6.7 Operating Characteristics
	vision C (April 2022) Page s, and cross-references throughout the document1
<ul> <li>Removed SEU from the Features section</li> </ul>	1

# Changes from Revision A (December 2013) to Revision B (February 2015)

	<u> </u>
•	Added KGD package information
•	Added Device and Documentation Support section and Mechanical, Packaging, and Orderable Information
	section1
•	Added Bare Die Information, image, and Bond Pad Coordinates in Microns
•	Added parameter information for KGD to Section 6.5 and Section 6.6


Changed SEL immune to 86 MeV×cm<sup>2</sup>/mg......1

Cł	hanges from Revision * (October 2008) to Revision A (December 2013)	Page
•	Changed Features bullets	1

Submit Document Feedback

#### **5 Bare Die Information**

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS	
15 mils	Silicon with backgrind	Floating	TiW/AlCu2	15800 nm	



#### **Bond Pad Coordinates in Microns**

Bona i da Goordinates in Microns								
PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX				
1	96.3	510.5	201.3	615.5				
2	95	94	200	199				
3	508	94	613	199				
4	1149	94	1254	199				
5	1562	94	1667	199				
6	1841.5	145.5	1946.5	250.5				
7	1841.5	445.5	1946.5	550.5				
8	1841	783	1946	888				
9	1750.5	991	1855.5	1096				
10	1176.5	991	1281.5	1096				
11	921	991	1026	1096				
12	736	991	841	1096				
13	95	991	200	1096				
14	102.5	692	207.5	797				
	1 2 3 4 5 6 7 8 9 10 11 12 13	1 96.3 2 95 3 508 4 1149 5 1562 6 1841.5 7 1841.5 8 1841 9 1750.5 10 1176.5 11 921 12 736 13 95	1     96.3     510.5       2     95     94       3     508     94       4     1149     94       5     1562     94       6     1841.5     145.5       7     1841.5     445.5       8     1841     783       9     1750.5     991       10     1176.5     991       11     921     991       12     736     991       13     95     991	1     96.3     510.5     201.3       2     95     94     200       3     508     94     613       4     1149     94     1254       5     1562     94     1667       6     1841.5     145.5     1946.5       7     1841.5     445.5     1946.5       8     1841     783     1946       9     1750.5     991     1855.5       10     1176.5     991     1281.5       11     921     991     1026       12     736     991     841       13     95     991     200				



## **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		,	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
VI	Input voltage <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$V_1 < 0$ or $V_1 > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I <sub>O</sub>	Continuous output current	$V_O = 0$ to $V_{CC}$		±50	mA
	Continuous current through	CC or GND		±200	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **6.2 Recommended Operating Conditions**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	6	V
		V <sub>CC</sub> = 3 V	2.1		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		V
		V <sub>CC</sub> = 5.5 V	3.85		
		V <sub>CC</sub> = 3 V		0.9	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V		1.35	4
		V <sub>CC</sub> = 5.5 V		1.65	
V <sub>I</sub>	Input voltage	·	0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 3 V		12	
$I_{OH}$	High-level output current	V <sub>CC</sub> = 4.5 V		24	mA
		V <sub>CC</sub> = 5.5 V		24	
		V <sub>CC</sub> = 3 V		12	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 4.5 V		24	mA
		V <sub>CC</sub> = 5.5 V		24	
Δt/Δν	Input transition rise or fall rate			8	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	°C

Product Folder Links: SN54AC00-SP

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **6.3 Thermal Information**

		SN54A	SN54AC00-SP		
	THERMAL METRIC <sup>(1)</sup> (2)	J	W	UNIT	
		14 PINS	14 PINS		
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	83.1	125.4		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	26.6	30.85		
R <sub>0JB</sub>	Junction-to-board thermal resistance	47.9	43.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	N/A	N/A	_ C/VV	
ΨЈВ	Junction-to-board characterization parameter	N/A	N/A		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A		

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The package thermal impedance is calculated in accordance with JESD 51-7 and Mil Std 883 method 1012.1 (see www.JEDEC.org).

#### **6.4 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
<b>PARAMETER</b> V <sub>OH</sub>	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	IVIIIN	MAX	UNII
		3 V	2.9			2.9		
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
$V_{OH}$	I <sub>OH</sub> = -12 mA	3 V	2.56			2.4		V
	L = 24 mA	4.5 V	3.86			3.7		
	$I_{OH} = -24 \text{ mA}$	5.5 V	4.86			4.7		
	$I_{OH} = -50 \text{ mA}^{(1)}$	5.5 V				3.85		
		3 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
$V_{OL}$	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	V
		4.5 V			0.36		0.5	
	I <sub>OL</sub> = 24 mA	5.5 V	,		0.36		0.5	
	I <sub>OL</sub> = 50 mA <sup>(1)</sup>	5.5 V					1.65	
l <sub>l</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		40	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	,	2.6		,		pF

<sup>(1)</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

# 6.5 Switching Characteristics, $V_{CC} = 3.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ±0.3 V (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	T,	<sub>A</sub> = 25°C		MIN	MAX	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV IVIAA	IVIIN IVIAA	IN WAA
t <sub>PLH</sub>	A or B	V	2	7	9.5	1	11	ns
t <sub>PHL</sub>	AOID	1	1.5	5.5	8	1	9	115
t <sub>PLH</sub> (KGD only) <sup>(1)</sup>	A or B	V	1	7	9.5	1	11	no
t <sub>PHL</sub> (KGD only) <sup>(1)</sup>	AUID	Y	1	5.5	9.5	1	11	ns

<sup>(1)</sup> Specification limits for KGD are based on SMD 5962-8754903

## 6.6 Switching Characteristics, $V_{CC} = 5 V$

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ±0.5 V (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	TO (OUTPUT)	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
FARAIVIETER	(INPUT)		MIN	TYP	MAX		IVIAA	UNII
t <sub>PLH</sub>	A or B	Y	1.5	6	8	1	8.5	ns
t <sub>PHL</sub>			1.5	4.5	6.5	1	7	
t <sub>PLH</sub> (KGD only) <sup>(1)</sup>	A or B	Y	1.5	6	8	1	8.5	
t <sub>PHL</sub> (KGD only) <sup>(1)</sup>			1.5	4.5	8	1	8.5	ns

<sup>(1)</sup> Specification limits for KGD are based on SMD 5962-8754903


#### **6.7 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT	
	C <sub>pd</sub> Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	40	pF	

Product Folder Links: SN54AC00-SP

#### 7 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 7-1. Load Circuit and Voltage Waveforms



#### 8 Device and Documentation Support

#### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN54AC00-SP

www.ti.com

29-May-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-8754903VCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8754903VC A SNV54AC00J
5962-8754903VCA.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8754903VC A SNV54AC00J
5962-8754903VDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8754903VD A SNV54AC00W
5962-8754903VDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8754903VD A SNV54AC00W
5962R8754903V9A	Active	Production	XCEPT (KGD)   0	95   JEDEC TRAY (5+1)	Yes	Call TI	N/A for Pkg Type	-55 to 125	
5962R8754903V9A.A	Active	Production	XCEPT (KGD)   0	95   JEDEC TRAY (5+1)	Yes	Call TI	N/A for Pkg Type	-55 to 125	
5962R8754903VCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962R8754903VC A SNVR54AC00J
5962R8754903VCA.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962R8754903VC A SNVR54AC00J
5962R8754903VDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962R8754903VD A SNVR54AC00W
5962R8754903VDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962R8754903VD A SNVR54AC00W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

#### PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AC00-SP:

Catalog: SN54AC00

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-8754903VDA	W	CFP	14	25	506.98	26.16	6220	NA
5962-8754903VDA.A	W	CFP	14	25	506.98	26.16	6220	NA
5962R8754903VCA	J	CDIP	14	25	506.98	15.24	13440	NA
5962R8754903VCA.A	J	CDIP	14	25	506.98	15.24	13440	NA
5962R8754903VDA	W	CFP	14	25	506.98	26.16	6220	NA
5962R8754903VDA.A	W	CFP	14	25	506.98	26.16	6220	NA

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



#### NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated