


QML CLASS V PRECISION TIMER

Check for Samples: [SE555-SP](#)

FEATURES

- Timing From Microseconds to Hours
- Astable or Monostable Operation
- Adjustable Duty Cycle
- TTL-Compatible Output Can Sink or Source up to 100 mA
- QML-V Qualified, SMD 5962-98555
- Military Temperature Range (-55°C to 125°C)
- Rad-Tolerant: 25 kRad (Si) TID ⁽¹⁾

(1) Radiation tolerance is a typical value based upon initial device qualification with dose rate = 10 mrad/sec. Radiation Lot Acceptance Testing is available - contact factory for details.



DESCRIPTION/ORDERING INFORMATION

The SE555 is a precision timing circuit capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor.

The threshold and trigger levels normally are two-thirds and one-third, respectively, of V_{CC}. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set, and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset, and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.

The output circuit is capable of sinking or sourcing current up to 100 mA. Operation is specified for supplies of 4.5 V to 16.5 V. With a 5-V supply, output levels are compatible with TTL inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ORDERING INFORMATION⁽¹⁾

T_A	PACKAGE⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	CDIP - JG	Tube of 50	5962-9855501VPA	5962-9855501VPA


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Table 1. FUNCTION TABLE

RESET	TRIGGER VOLTAGE⁽¹⁾	THRESHOLD VOLTAGE⁽¹⁾	OUTPUT	DISCHARGE SWITCH
Low	Irrelevant	Irrelevant	Low	On
High	<1/3 V _{CC}	Irrelevant	High	Off
High	>1/3 V _{CC}	>2/3 V _{CC}	Low	On
High	>1/3 V _{CC}	<2/3 V _{CC}	As previously established	

(1) Voltage levels shown are nominal.

FUNCTIONAL BLOCK DIAGRAM



A. RESET can override TRIG, which can override THRES.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾			18	V
V _I	Input voltage	CONT, RESET, THRES, TRIG		V _{CC}	V
I _O	Output current			±200	mA
θ _{JC}	Package thermal impedance ⁽³⁾ (4)			45	°C/W
T _J	Operating virtual junction temperature			150	°C
	Lead temperature 1, 6 mm (1/16 in) from case for 60 s			300	°C
T _{stg}	Storage temperature range		–65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to GND.
- (3) Maximum power dissipation is a function of T_J(max), θ_{JC}, and T_C. The maximum allowable power dissipation at any allowable case temperature is P_D = (T_J(max) – T_C)/θ_{JC}. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (4) The package thermal impedance is calculated in accordance with MIL-STD-883.

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	16.5	V
V _I	Input voltage	CONT, RESET, THRES, and TRIG		V _{CC}	V
I _O	Output current			±100	mA
T _A	Operating free-air temperature		–55	125	°C

ELECTRICAL CHARACTERISTICS

V_{CC} = 4.5 V to 16.5 V, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{CC}	Power supply current	V _{CC} = 4.5 V, R _L = ∞	T _A = 25°C, 125°C, –55°C			5	mA
		V _{CC} = 16.5 V, R _L = ∞	T _A = 25°C, 125°C, –55°C			20	
V _{TR}	Trigger voltage	V _{CC} = 4.5 V	T _A = 25°C	1.30		1.80	V
			T _A = 125°C	1.30		2.10	
			T _A = –55°C	1.15		1.80	
		V _{CC} = 16.5 V	T _A = 25°C	5.20		5.80	
			T _A = 125°C	5.20		6.10	
			T _A = –55°C	5		5.80	
I _{TR}	Trigger current	V _{CC} = 16.5 V for V _{TR} = 5 V	T _A = 25°C, 125°C, –55°C	–5			μA
V _{TH}	Threshold voltage	V _{CC} = 4.5 V	T _A = 25°C	2.70		3.30	V
			T _A = 125°C, –55°C	2.60		3.40	
		V _{CC} = 16.5 V	T _A = 25°C	10.70		11.30	
			T _A = 125°C, –55°C	10.60		11.40	
I _{TH}	Threshold current	V _{CC} = 16.5 V	T _A = 25°C, 125°C			250	nA
			T _A = –55°C			2.5	μA


ELECTRICAL CHARACTERISTICS (continued)V_{CC} = 4.5 V to 16.5 V, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OL}	Low level output voltage	V _{CC} = 4.5 V, I _{SINK} = 5 mA	T _A = 25°C			0.25	V
			T _A = 125°C, –55°C			0.35	
		V _{CC} = 4.5 V, I _{SINK} = 50 mA	T _A = 25°C, 125°C			2.20	
			T _A = –55°C			2.60	
		V _{CC} = 16.5 V, I _{SINK} = 10 mA	T _A = 25°C, –55°C			0.15	
			T _A = 125°C			0.25	
		V _{CC} = 16.5 V, I _{SINK} = 50 mA	T _A = 25°C, –55°C			0.50	
			T _A = 125°C			0.70	
V _{OH}	High level output voltage	V _{CC} = 4.5 V, I _{SOURCE} = –100 mA	T _A = 25°C, 125°C	2.60			V
			T _A = –55°C	2.20			
		V _{CC} = 16.5 V, I _{SOURCE} = –100 mA	T _A = 25°C, 125°C	14.60			
			T _A = –55°C	14			
I _{CEX}	Discharge transistor leakage current	V _{CC} = 16.5 V	T _A = 25°C, –55°C			100	nA
			T _A = 125°C			3	μA
V _{SAT}	Discharge transistor saturation voltage	V _{CC} = 16.5 V, I _D = 50 mA	T _A = 25°C, –55°C			0.80	V
			T _A = 125°C			1	
V _R	Reset voltage	V _{CC} = 16.5 V	T _A = 25°C, 125°C, –55°C	0.10		1.30	V
I _R	Reset current	V _{CC} = 16.5 V, V _R = 0 V	T _A = 25°C, 125°C, –55°C	–1.60		0	mA
t _{PLH}	Propagation delay time, low to high level output (monostable)	4.5 V ≤ V _{CC} ≤ 16.5 V, R _T = 1 kΩ, C _T = 0.1 μF	T _A = 25°C, –55°C			800	ns
			T _A = 125°C			900	
t _{TLH}	Transition time, low to high level output (monostable)	4.5 V ≤ V _{CC} ≤ 16.5 V, R _T = 1 kΩ, C _T = 0.1 μF	T _A = 25°C, 125°C, –55°C			300	ns
t _{THL}	Transition time, high to low level output (monostable)	4.5 V ≤ V _{CC} ≤ 16.5 V, R _T = 1 kΩ, C _T = 0.1 μF	T _A = 25°C, 125°C, –55°C			300	ns
t _{D(OH)}	Time delay, output high (monostable)	4.5 V ≤ V _{CC} ≤ 16.5 V, R _T = 1 kΩ, C _T = 0.1 μF	T _A = 25°C, 125°C, –55°C	106.70		113.30	μs
		4.5 V ≤ V _{CC} ≤ 16.5 V, R _T = 100 kΩ, C _T = 0.1 μF		10.67		11.33	ms
Δt _{D(OH)} / ΔV _{CC}	Drift in time delay versus change in supply voltage (monostable)	ΔV _{CC} = 12 V, R _T = 1 kΩ, C _T = 0.1 μF	T _A = 25°C	–220		220	ns/V
t _{PHL}	Propagation delay time, threshold to output	4.5 V ≤ V _{CC} ≤ 16.5 V, R _T = 1 kΩ	T _A = 25°C, 125°C, –55°C			12	μs
Δt _{D(OH)} / ΔT	Temperature coefficient of time delay (monostable)	V _{CC} = 16.5 V, R _T = 1 kΩ, C _T = 0.1 μF	T _A = 125°C, –55°C	–11		11	ns/°C
t _{ch}	Capacitor charge time (astable)	4.5 V ≤ V _{CC} ≤ 16.5 V, R _{TA} = R _{TB} = 1 kΩ, C _T = 0.1 μF	T _A = 25°C, 125°C, –55°C	120		156	μs
		4.5 V ≤ V _{CC} ≤ 16.5 V, R _{TA} = R _{TB} = 100 kΩ, C _T = 0.1 μF		11.30		15	ms
t _{dis}	Capacitor discharge time (astable)	4.5 V ≤ V _{CC} ≤ 16.5 V, R _{TA} = R _{TB} = 1 kΩ, C _T = 0.1 μF	T _A = 25°C, 125°C, –55°C	57.50		80	μs
		4.5 V ≤ V _{CC} ≤ 16.5 V, R _{TA} = R _{TB} = 100 kΩ, C _T = 0.1 μF		5.40		7.70	ms

ELECTRICAL CHARACTERISTICS (continued)

$V_{CC} = 4.5\text{ V}$ to 16.5 V , over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta t_{ch} / \Delta V_{CC}$	Drift in capacitor charge time versus change in supply voltage (astable)	$\Delta V_{CC} = 12\text{ V}$, $R_{TA} = R_{TB} = 1\text{ k}\Omega$, $C_T = 0.1\text{ }\mu\text{F}$	$T_A = 25^\circ\text{C}$			
			–820		820	ns/V
$\Delta t_{ch} / \Delta T$	Temperature coefficient of capacitor charge time (astable)	$\Delta V_{CC} = 16.5\text{ V}$, $R_{TA} = R_{TB} = 1\text{ k}\Omega$, $C_T = 0.1\text{ }\mu\text{F}$	$T_A = 125^\circ\text{C}, -55^\circ\text{C}$			
			–68		68	ns/°C
t_{res}	Reset time	$V_{CC} = 16.5\text{ V}$	$T_A = 25^\circ\text{C}, -55^\circ\text{C}$		1.50	μs
			$T_A = 125^\circ\text{C}$		2	



- See datasheet for absolute maximum and minimum recommended operating conditions.
- Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. SE555 8/JG Package Operating Life Derating Chart

TYPICAL CHARACTERISTICS




Figure 2.




Figure 3.




Figure 4.




Figure 5.

TYPICAL CHARACTERISTICS (continued)




Figure 6.




Figure 7.




Figure 8.




Figure 9.

APPLICATION INFORMATION

Monostable Operation

For monostable operation, any of these timers can be connected as shown in Figure 10. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (\overline{Q} goes low), drives the output high, and turns off Q1. Capacitor C then is charged through R_A until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop (\overline{Q} goes high), drives the output low, and discharges C through Q1.




Figure 10. Circuit for Monostable Operation

Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high at the end of the timing interval. Because of the threshold level and saturation voltage of Q1, the output pulse duration is approximately $t_w = 1.1R_A C$. Figure 12 is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V_{CC} . The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to V_{CC} .




Figure 11. Typical Monostable Waveforms





Figure 12. Output Pulse Duration vs Capacitance

Astable Operation

As shown in Figure 13, adding a second resistor, R_B , to the circuit of Figure 10 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C charges through R_A and R_B and then discharges through R_B only. Therefore, the duty cycle is controlled by the values of R_A and R_B .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($0.67 \times V_{CC}$) and the trigger-voltage level ($0.33 \times V_{CC}$). As in the monostable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage.



NOTE A: Decoupling CONT voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications.

Figure 13. Circuit for Astable Operation




Figure 14. Typical Astable Waveforms

Figure 13 shows typical waveforms generated during astable operation. The output high-level duration t_H and low-level duration t_L can be calculated as follows:

$$t_H = 0.693 (R_A + R_B) C \quad (1)$$

$$t_L = 0.693 (R_B) C \quad (2)$$

Other useful relationships are shown in the following equations.

$$\text{period} = t_H + t_L = 0.693 (R_A + 2R_B) C \quad (3)$$

$$\text{frequency} \approx \frac{1.44}{(R_A + 2R_B) C} \quad (4)$$

$$\text{Output driver duty cycle} = \frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B} \quad (5)$$

$$\text{Output waveform duty cycle} = \frac{t_H}{t_H + t_L} = 1 - \frac{R_B}{R_A + 2R_B} \quad (6)$$

$$\text{Low-to-high ratio} = \frac{t_L}{t_H} = \frac{R_B}{R_A + R_B} \quad (7)$$




Figure 15. Free-Running Frequency

Missing-Pulse Detector

The circuit shown in Figure 16 can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is retriggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure 17.




Figure 16. Circuit for Missing-Pulse Detector




Figure 17. Completed Timing Waveforms for Missing-Pulse Detector

Frequency Divider

By adjusting the length of the timing cycle, the basic circuit of [Figure 10](#) can be made to operate as a frequency divider. [Figure 18](#) shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle.





Figure 18. Divide-by-Three Circuit Waveforms

Pulse-Width Modulation

The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 19 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 20 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is shown, any wave shape could be used.



NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.





Figure 19. Circuit for Pulse-Width Modulation

Figure 20. Pulse-Width-Modulation Waveforms

Pulse-Position Modulation

As shown in Figure 21, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure 22 shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.



NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.





Figure 21. Circuit for Pulse-Position Modulation

Figure 22. Pulse-Position-Modulation Waveforms

Sequential Timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 23 shows a sequencer circuit with possible applications in many systems, and Figure 24 shows the output waveforms.



NOTE A: S closes momentarily at $t = 0$.

Figure 23. Sequential Timer Circuit




Figure 24. Sequential Timer Waveforms

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9855501VPA	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9855501VPA
5962-9855501VPA.A	Active	Production	CDIP (JG) 8	50 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9855501VPA

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF SE555-SP :

- Catalog : [SE555](#)
- Military : [SE555M](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-9855501VPA	JG	CDIP	8	50	506.98	15.24	13440	NA
5962-9855501VPA.A	JG	CDIP	8	50	506.98	15.24	13440	NA

JG0008A**PACKAGE OUTLINE****CDIP - 5.08 mm max height**

CERAMIC DUAL IN-LINE PACKAGE



4230036/A 09/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package can be hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification.
5. Falls within MIL STD 1835 GDIP1-T8

EXAMPLE BOARD LAYOUT

JG0008A

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE



LAND PATTERN EXAMPLE
NON SOLDER MASK DEFINED
SCALE: 9X

4230036/A 09/2023

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated