![Texas Instruments logo]

RES21A-Q1 Automotive, Matched, Thin-Film Resistor Dividers With 10kΩ Inputs

1 Features

- AEC-Q200 Qualified for automotive applications:
  - Temperature: –40°C to +125°C
- Ratio = R_{IN} : R_G, R_{IN} = 10kΩ (nominal)
- Highly precise ratio tolerance: ±0.05% (maximum)
- Low drift: ±2ppm/°C TCR_{ratio} (maximum)
- Functional safety-capable
  - Documentation available to aid functional safety system design

2 Applications

- Precision voltage divider, precision level translation
- Amplifier gain and attenuation configuration
- Discrete difference and instrumentation amplifier implementations with high CMRR and gain accuracy
- Accurate gain setting for fully differential amplifiers
- Pinpoint comparator threshold setting

3 Description

The RES21A-Q1 is a matched pair of resistive dividers, implemented in thin-film SiCr with Texas Instruments' modern, high-performance, analog CMOS process. The device has a nominal input resistance of 10kΩ, supporting higher divider voltages than the RES11A-Q1, and is available in several nominal ratios to meet a wide array of system needs. Use the RES21A-Q1 in an inverse gain configuration by simply rotating the device placement by 180°. This feature supports layout reuse and increases flexibility for applications such as discrete instrumentation or difference amplifier implementations.

The RES21A-Q1 series features high ratio-matching precision, with the measured ratio of each divider within ±0.05% (±500ppm) of the nominal. This precision is maintained over the temperature range, with a maximum ratio drift of only ±2ppm/°C. Additionally, the biased long-term stability of the device has been proven through thorough characterization.

The RES21A-Q1 is automotive qualified under AEC-Q200 temperature grade 1. The temperature range is specified from –40°C to +125°C. The device is offered in an 8-pin, SOT-23-THIN package, with a body size of 2.9mm × 1.6mm (body size is a nominal value and does not include pins).

Package Information

PART NUMBER	PACKAGE[1]	PACKAGE SIZE[2]
RES21A-Q1	DDF (SOT-23-THIN, 8)	2.9mm × 2.8mm

(1) For more information, see Section 11.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.

Device Information

PART NUMBER	NOMINAL RATIO
RES21A10-Q1	1:1
RES21A15-Q1 [1]	1:1.5
RES21A16-Q1	1:1.667
RES21A20-Q1 [1]	1:2
RES21A25-Q1	1:2.5
RES21A30-Q1 [1]	1:3
RES21A40-Q1	1:4
RES21A50-Q1 [1]	1:5
RES21A90-Q1	1:9
RES21A00-Q1	1:10

(1) Preview information (not Advanced Information).

Functional Block Diagram

Excellent Ratio Matching for Best CMRR

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

4 Pin Configuration and Functions

```
        RIN1 ⊏  1    8 ⊐ GND/SUB
       RMID1 ⊏  2    7 ⊐ RIN2
         RG1 ⊏  3    6 ⊐ RMID2
     GND/SUB ⊏  4    5 ⊐ RG2
              Not to scale
```

Figure 4-1. DDF Package, 8-Pin SOT-23-THN (Top View)

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND/SUB	4, 8	Ground	Substrate bias connection. Only bias one GND/SUB pin. Float the other GND/SUB pin to prevent current return paths from forming through the substrate. See also Section 7.4.
RG1	3	Input	Gain resistor connection for divider 1
RG2	5	Input	Gain resistor connection for divider 2
RIN1	1	Input	Input resistor connection for divider 1
RIN2	7	Input	Input resistor connection for divider 2
RMID1	2	Output	Center tap of divider 1
RMID2	6	Output	Center tap of divider 2

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_{CM}	Maximum sustained common mode voltage (any pin to GND/SUB)		−85	85	V
ΔV_{DMAX}	Maximum instantaneous overload voltage per divider (RINx pin to RGx pin)[2]	RES21A10	−135	135	V
		RES21A15[3]	−135	135	
		RES21A16	−135	135	
		RES21A20[3]	−135	135	
		RES21A25	−135	135	
		RES21A30[3]	−135	135	
		RES21A40	−135	135	
		RES21A50[3]	−135	135	
		RES21A90	−135	135	
		RES21A00	−135	135	
T_A	Ambient temperature		−55	150	°C
T_J	Junction temperature		−55	150	°C
T_{stg}	Storage temperature		−55	175	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Maximum instantaneous voltage permitted under transient conditions. Avoid sustained operation at these voltage levels because the resulting self-heating causes T_J to exceed 150°C.
(3) Preview only.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q200-002	±1500	V

Product Folder Links: *RES21A-Q1*

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
Maximum sustained divider voltage, dc (10 years at T_A = 25°C)[1]		RES21A10	−85		85	V
		RES21A15[2]	−85		85	
		RES21A16	−85		85	
		RES21A20[2]	−85		85	
		RES21A25	−85		85	
		RES21A30[2]	−85		85	
		RES21A40	−85		85	
		RES21A50[2]	−85		85	
		RES21A90	−85		85	
		RES21A00	−85		85	
Maximum sustained divider voltage, ac (≥50Hz, 10 years at T_A = 25°C)[1]		RES21A10	−85		85	V_{RMS}
		RES21A15[2]	−85		85	
		RES21A16	−85		85	
		RES21A20[2]	−85		85	
		RES21A25	−85		85	
		RES21A30[2]	−85		85	
		RES21A40	−85		85	
		RES21A50[2]	−85		85	
		RES21A90	−85		85	
		RES21A00	−85		85	
T_A	Ambient temperature		−40		125	°C

(1)   Assumes $R_{\theta JA}$ = 156.2°C/W. Applies whether the specified voltage is applied across a *single* divider, or *both* dividers simultaneously. Adhere to the limitations in *Absolute Maximum Ratings*.

(2)   Preview only.

5.4 Thermal Information

THERMAL METRIC[1]		RES21A-Q1 DDF (SOT-23-THIN) 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	156.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	77.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73.7	°C/W
ψ_{JT}	Junction-to-top characterization parameter	4.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	73.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1)   For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

5.5 Electrical Characteristics

at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
INITIAL RESISTANCE							
R_{INnom}	Nominal input resistance				10		kΩ
R_{Gnom}	Nominal gain resistance	RES21A10			10		kΩ
		RES21A15[1]			15		
		RES21A16			16.667		
		RES21A20[1]			20		
		RES21A25			25		
		RES21A30[1]			30		
		RES21A40			40		
		RES21A50[1]			50		
		RES21A90			90		
		RES21A00			100		
G_{nom}	Nominal ratio (R_{Gx} / R_{INx})	RES21A10			1		V/V
		RES21A15[1]			1.5		
		RES21A16			1.667		
		RES21A20[1]			2		
		RES21A25			2.5		
		RES21A30[1]			3		
		RES21A40			4		
		RES21A50[1]			5		
		RES21A90			9		
		RES21A00			10		
t_{D1}	Ratio tolerance of divider 1[2][3]	(R_{G1} / R_{IN1}) − G_{nom}	RES21A10	−500	±36	500	ppm
			RES21A15[1]	−500		500	
			RES21A16	−500	±128	500	
			RES21A20[1]	−500		500	
			RES21A25	−500	±45	500	
			RES21A30[1]	−500		500	
			RES21A40	−500	±79	500	
			RES21A50[1]	−500		500	
			RES21A90	−500	±57	500	
			RES21A00	−500	±73	500	
t_{D2}	Ratio tolerance of divider 2[2][3]	(R_{G2} / R_{IN2}) − G_{nom}	RES21A10	−500	±19	500	ppm
			RES21A15[1]	−500		500	
			RES21A16	−500	±96	500	
			RES21A20[1]	−500		500	
			RES21A25	−500	±21	500	
			RES21A30[1]	−500		500	
			RES21A40	−500	±48	500	
			RES21A50[1]	−500		500	
			RES21A90	−500	±69	500	
			RES21A00	−500	±84	500	

Product Folder Links: *RES21A-Q1*

at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_M	Matching tolerance of dividers 1 and 2[3]	$t_{D2} - t_{D1}$	RES21A10	−1000	±34	1000	ppm
			RES21A15[1]	−1000		1000	
			RES21A16	−1000	±61	1000	
			RES21A20[1]	−1000		1000	
			RES21A25	−1000	±41	1000	
			RES21A30[1]	−1000		1000	
			RES21A40	−1000	±121	1000	
			RES21A50[1]	−1000		1000	
			RES21A90	−1000	±61	1000	
			RES21A00	−1000	±86	1000	
t_{abs}	Absolute tolerance (per resistor)[3] [4]	$(R_x / R_{xnom}) - 1$[5]		−12	±2	12	%
	Absolute tolerance span	MAX ($t_{absRIN1}$, t_{absRG1}, $t_{absRIN2}$, t_{absRG2}) − MIN ($t_{absRIN1}$, t_{absRG1}, $t_{absRIN2}$, t_{absRG2})			80		ppm
RESISTANCE DRIFT							
TCR_{abs}	Absolute temperature coefficient of resistance (per resistor)[6]	$(\Delta R_x / R_{x(25°C)}) / \Delta T_A$	T_A = −40°C to +125°C		12		ppm/°C
			T_A = −40°C to −5°C		28		
			T_A = −5°C to +65°C		15		
			T_A = 65°C to 105°C		2.9		
			T_A = 105°C to 125°C		−6.3		
TCR_{ratio}	Divider temperature coefficient of resistance (per divider)[6]	$\Delta t_{Dx} / \Delta T_A$, T_A = −40C to +125°C		−2	±0.2	2	ppm/°C
TCR_M	Matching temperature coefficient of resistance[6]	$\Delta t_M / \Delta T_A$, T_A = −40C to +125°C			±0.05		ppm/°C
VCR_{abs}	Absolute voltage coefficient of resistance (per resistor)[4] [6]	$\Delta R_x / \Delta V_{Rx}$, V_{Dx} = −V_{RECMAX} to V_{RECMAX}			±0.8		Ω/V
VCR_{ratio}	Divider voltage coefficient of resistance (per divider)[6]	$\Delta t_{Dx} / \Delta V_{Dx}$, V_{Dx} = −V_{RECMAX} to V_{RECMAX}			±0.15		ppm/V
VCR_M	Matching voltage coefficient of resistance[6]	$(\Delta t_{D2} - \Delta t_{D1}) / \Delta V_{Dx}$, V_{Dx} = −V_{RECMAX} to V_{RECMAX}			±0.1		ppm/V
ARBITRARY MATCHING							
	R_G mismatch between dividers, absolute[3]	$(R_{G2} - R_{G1}) / R_{Gnom}$			±33		ppm
	R_G mismatch between dividers, ratiometric[3]	$(R_{G1} / R_{G2}) - 1$, and $(R_{G2} / R_{G1}) - 1$			±34		ppm
		$((R_{G1} / R_{IN2}) / G_{nom}) - 1$, and $((R_{G2} / R_{IN1}) / G_{nom}) - 1$			±54		
		$(R_{G1} / (R_{G2} + R_{IN2})) / (G_{nom}/(G_{nom}+1)) - 1$, and $(R_{G2} / (R_{G1} + R_{IN1})) / (G_{nom}/(G_{nom}+1)) - 1$			±32		
	R_{IN} mismatch between dividers, absolute[3]	$(R_{IN2} - R_{IN1}) / R_{INnom}$			±40		ppm
	R_{IN} mismatch between dividers, ratiometric[3]	$(R_{IN1} / R_{IN2}) - 1$, and $(R_{IN2} / R_{IN1}) - 1$			±40		ppm
		$(R_{IN1} / R_{G2}) \times (G_{nom}) - 1$, and $(R_{IN2} / R_{G1}) \times (G_{nom}) - 1$			±54		
		$(R_{IN1} / (R_{G2} + R_{IN2})) \times (G_{nom}+1) - 1$, and $(R_{IN2} / (R_{G1} + R_{IN1})) \times (G_{nom}+1) - 1$			±44		
	End-to-end mismatch between dividers, absolute[3]	$((R_{G2} + R_{IN2}) - (R_{G1} + R_{IN1})) / (R_{INnom} + R_{Gnom})$			±23		ppm
	End-to-end mismatch between dividers, ratiometric[3]	$((R_{G2} + R_{IN2}) / (R_{G1} + R_{IN1})) - 1$			±23		ppm

Product Folder Links: RES21A-Q1

at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
IMPEDANCE							
C_{IN}	Pin capacitance[6]	RINx to GND/SUB			1.45		pF
		RGx to GND/SUB			1.40		
		RMIDx to GND/SUB			1.52		
	Crosstalk (RMID1 to RMID2)[6]	Substrate biased to GND	f = 10kHz		−84		dB
			f = 1MHz		−42		
	−3dB bandwidth[6]	Substrate biased to GND[7]	RES21A10		5.1		MHz
			RES21A15[1], RES21A16		4.1		
			RES21A20[1], RES21A25		3.4		
			RES21A30[1], RES21A40		3.9		
			RES21A50[1], RES21A90, RES21A00		2.8		
CMRR	Common-mode rejection ratio[8]	RES21A10		66.0		95.5	dB
		RES21A15[1]		68.0			
		RES21A16		68.5		92.9	
		RES21A20[1]		69.5			
		RES21A25		70.9		98.6	
		RES21A30[1]		72.0			
		RES21A40		74.0		92.3	
		RES21A50[1]		75.6			
		RES21A90		80.0		104.3	
		RES21A00		80.8		102.1	

(1)   Preview only.
(2)   Relation of R_{G1} / R_{IN1} or R_{G2} / R_{IN2} to nominal ratio.
(3)   Error term is zero-mean. Treat the typical value reported here as one standard deviation (±1σ) for error analysis purposes.
(4)   Relation of R_{G1}, R_{IN1}, R_{G2}, or R_{IN2} to nominal resistance.
(5)   The specification is the result of this expression, given as a percentage (multiplied by 100%).
(6)   Specified by characterization.
(7)   If higher bandwidth is required, leaving the substrate floating or using a guard buffer to drive the substrate can modestly increase bandwidth.
(8)   The specification is the calculated CMRR when implemented in a difference amplifier configuration with an ideal op-amp, such that the only source of common-mode error is the resistor network. See the *Optimizing CMRR in Differential Amplifier Circuits With Precision Matched Resistor Divider Pairs* application note for more information. Effects over frequency are not included. If the circuit is configured in an attenuating gain, this result changes accordingly.

5.6 Typical Characteristics

at T_A = 25°C (unless otherwise noted)

Figure 5-1. t_{Dx} Distribution


Figure 5-2. t_{Dx} Distribution


Figure 5-3. t_M Distribution


Figure 5-4. t_M Distribution


Figure 5-5. Absolute Tolerance Span Distribution

Figure 5-6. Absolute Tolerance Span Distribution

5.6 Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)

RES21A10-Q1   ATE   n = 6103

Figure 5-7. Common-mode Rejection Ratio Distribution

RES21A10-Q1   Extended validation   n = 94

Figure 5-8. Common-mode Rejection Ratio Distribution

RES21A00-Q1   ATE   n = 6236

Figure 5-9. t_{Dx} Distribution

RES21A00-Q1   Extended validation   n = 96

Figure 5-10. t_{Dx} Distribution

RES21A00-Q1   ATE   n = 6236

Figure 5-11. t_M Distribution

RES21A00-Q1   Extended validation   n = 96

Figure 5-12. t_M Distribution

Product Folder Links: *RES21A-Q1*

5.6 Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)

RES21A00-Q1   ATE   n = 6236

Figure 5-13. Absolute Tolerance Span Distribution

RES21A00-Q1   Extended validation   n = 96

Figure 5-14. Absolute Tolerance Span Distribution

RES21A00-Q1   ATE   n = 6236

Figure 5-15. Common-mode Rejection Ratio Distribution

RES21A00-Q1   Extended validation   n = 96

Figure 5-16. Common-mode Rejection Ratio Distribution

RES21A10-Q1, RES21A16-Q1, RES21A25-Q1, RES21A40-Q1, RES21A90-Q1, RES21A00-Q1, n = 281

Figure 5-17. t_{Dx} Distribution, All Ratios

RES21A10-Q1, RES21A16-Q1, RES21A25-Q1, RES21A40-Q1, RES21A90-Q1, RES21A00-Q1, n = 281

Figure 5-18. t_M Distribution, All Ratios

Product Folder Links: *RES21A-Q1*

5.6 Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)

RES21A10-Q1, RES21A16-Q1, RES21A25-Q1, RES21A40-Q1, RES21A90-Q1, RES21A00-Q1, n = 281

Figure 5-19. CMRR Distribution, All Ratios

RES21A10-Q1, RES21A16-Q1, RES21A25-Q1, RES21A40-Q1, RES21A90-Q1, RES21A00-Q1, n = 281

Figure 5-20. Absolute Tolerance Span Distribution, All Ratios

Best fit, normalized to $R_{INx(25°C)}$

Figure 5-21. R_{INx} vs Temperature

Best fit, normalized to $R_{Gx(25°C)}$

Figure 5-22. R_{Gx} vs Temperature

Normalized to $t_{Dx(25°C)}$

Figure 5-23. t_{Dx} vs Temperature

Normalized to $t_{M(25°C)}$

Figure 5-24. t_M vs Temperature

Product Folder Links: *RES21A-Q1*

5.6 Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)

RES21A10-Q1, RES21A16-Q1, RES21A25-Q1, RES21A40-Q1, RES21A90-Q1, RES21A00-Q1, n = 562

Figure 5-25. TCR$_{ratio}$ Temperature Coefficient Distribution

RES21A10-Q1, RES21A16-Q1, RES21A25-Q1, RES21A40-Q1, RES21A90-Q1, RES21A00-Q1, n = 281

Figure 5-26. TCR$_M$ Temperature Coefficient Distribution

Figure 5-27. t$_{Dx}$ vs Divider Voltage

Figure 5-28. t$_{Dx}$ vs Divider Voltage

Figure 5-29. t$_M$ vs Divider Voltage

Figure 5-30. t$_M$ vs Divider Voltage

Product Folder Links: *RES21A-Q1*

5.6 Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)

$R_{\theta JA}$ = 156.2°C/W, V_{DIV1} = V_{DIV2} = V_{RECMAX}

Figure 5-31. Device Rated Power vs Ambient Temperature

$R_{\theta JA}$ = 156.2°C/W, V_{DIV1} = V_{DIV2} = V_{RECMAX}

Figure 5-32. Maximum Recommended Divider Voltage vs Ambient Temperature

V_{RINx} = V_{TEST}, V_{RGx} = 0V

Figure 5-33. Bandwidth vs Frequency, R_{INx}

V_{RGx} = V_{TEST}, V_{RINx} = 0V

Figure 5-34. Bandwidth vs Frequency, R_{Gx}

V_{RINx} = V_{TEST}, V_{RGx} = 0V

Figure 5-35. Phase vs Frequency, R_{INx}

V_{RGx} = V_{TEST}, V_{RINx} = 0V

Figure 5-36. Phase vs Frequency, R_{Gx}

6 Parameter Measurement Information

6.1 DC Measurement Configurations

An example of the circuit configuration used for dc measurements is shown in Figure 6-1. Voltage V_{Dx} refers to the voltage across a given divider, such as V_{D1} for divider 1. Voltage V_{Rx} refers to the voltage across a given resistor, such as V_{RIN1} for R_{IN1} or V_{RG1} for R_{G1}.

Figure 6-1. DC Measurement Terminology for Divider 1

When the RES21A-Q1 is used to set the gain of an op amp (shown in Figure 6-2), the ratio of the resistors in a divider sets the amplifier gain such that $V_{OUT} = -V_{IN} \times R_G / R_{IN}$. Discrete difference-amplifier and instrumentation-amplifier circuits are variations on this use case. Typical and maximum parameter values for ratio tolerance (t_{D1}, t_{D2}) are expressed in terms of R_{Gx} / R_{INx} to simplify calculations for these circuits. See Section 7.3.1 for more detailed discussion of these error terms.

Figure 6-2. Amplifier Gain Circuit

Another valid use case of the RES21A-Q1 is a simple voltage divider. An example is shown in Figure 6-3. For this implementation, the midpoint voltage V_{MID} is equal to the input voltage V_D multiplied by $R_{IN} / (R_{IN} + R_G)$.

Figure 6-3. Voltage-divider circuit

While calculation of the error for a voltage divider use case is slightly more complex, the gain error of a voltage divider circuit constructed with the RES21A-Q1 is always *less* than that of an amplifier gain circuit implemented with the same device. Put another way, the values of t_{D1} or t_{D2} specified for the RES21A-Q1 in gain circuits are overly conservative for voltage-divider circuits. Refer to Section 8.1.2 for detailed discussion and examples.

Figure 6-4 shows the circuit configuration used for CMRR calculations. For an ideal amplifier with no offset and infinite CMRR, the effective circuit CMRR is entirely a function of the matching of the resistors. See Section 8.1.3.1 and the *Optimizing CMRR in Differential Amplifier Circuits With Precision Matched Resistor Divider Pairs application note* for more information.

Submit Document Feedback   15

Product Folder Links: *RES21A-Q1*

Figure 6-4. CMRR Calculation Reference Schematic

6.2 AC Measurement Configurations

Figure 6-5 shows the circuit configuration used for capacitance measurements. For the RES21A-Q1, a 1MΩ R_{KNOWN} resistance and 10pF C_{KNOWN} capacitance are used. The circuit creates an impedance divider; the resulting gain-vs-frequency relationship is used to calculate the parasitic capacitance in parallel with the resistor under test (in this case, R_{IN1}). Calibration with an empty socket is performed to account for board parasitics. The ac source is swept from 100Hz to 50MHz.

Figure 6-5. Capacitance Measurement Reference Schematic

Figure 6-6 shows the circuit configuration that is used for bandwidth measurements. The ac source is swept from 100kHz to 500MHz.

Figure 6-6. Bandwidth Measurement Reference Schematic

Product Folder Links: *RES21A-Q1*

Figure 6-7 shows the circuit configuration used for crosstalk measurements. The ac source is swept from 100Hz to 100MHz.

Figure 6-7. Crosstalk Measurement Reference Schematic

6.3 Error Notation and Units

This document uses the form

$$\text{Param}_{\text{actual}} = \text{Param}_{\text{nominal}} \times (1 + t_{\text{Param}}) \tag{1}$$

to describe the error of many of the RES21A-Q1 parameters in a *ratiometric* manner. This expression expands to

$$\text{Param}_{\text{actual}} = \text{Param}_{\text{nominal}} + (\text{Param}_{\text{nominal}} \times t_{\text{Param}}) \tag{2}$$

Thus, the difference or *absolute error* between the actual and nominal value of a given parameter is

$$\text{Param}_{\text{actual}} - \text{Param}_{\text{nominal}} = \text{Param}_{\text{nominal}} \times t_{\text{Param}} \tag{3}$$

$\text{Param}_{\text{actual}}$ shares the same units as $\text{Param}_{\text{nominal}}$, such as V/V or Ω/Ω when describing circuit gain, while t_{Param} is unitless by default. Because the error tolerances of the RES21A-Q1 are so low, t_{Param} errors are typically expressed in units of ppm, by multiplying the error by 10^6. To convert t_{Param} from ppm back to a unitless decimal value for error calculations, divide the t_{Value} by 10^6. Refer to Section 7.3.1 for an example of this.

As many of the RES21A-Q1 error terms (such as gain error and gain temperature coefficients) scale according to the nominal gain, this notation provides a convenient way to standardize values across the various RES21A-Q1 ratios. When converting ratiometric errors to absolute errors (or vice versa) for error analysis calculations, be cautious of notation and remember to scale t_{Param} errors by $\text{Param}_{\text{nominal}}$ when appropriate. Section 9.7 includes a list of the various error terms that appear throughout the document, and a summary or definition of each.

In some cases, such as when describing divider ratio or gain, the same equation applies to both divider 1 and divider 2. In this case, a notation of Param_x is used, where x is either 1 or 2. For example, when generically describing ratio error,

$$G_x = G_{\text{nom}} \times (1 + t_{Dx}) \tag{4}$$

For the ratio error of divider 2 specifically,

$$G_2 = G_{\text{nom}} \times (1 + t_{D2}) \tag{5}$$

7 Detailed Description

7.1 Overview

The RES21A-Q1 consists of four precision thin-film SiCr resistors, arranged to form two matched dividers. The device has two *input* resistors, R_{IN1} and R_{IN2}, both nominally 10kΩ. The device also has two *gain* resistors, R_{G1} and R_{G2}, with values that depend on the nominal ratio (R_{Gx} / R_{INx}) of the RES21A-Q1 device in question. The resistors are arranged with R_{IN1} and R_{G1} in series to form the first divider, and R_{IN2} and R_{G2} in series to form the second divider. Two GND pins are also provided to bias the device substrate.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Ratiometric Matching for Low Gain Error

The RES21A-Q1 is commonly used to establish the feedback path and set the gain of an amplifier circuit, or as a voltage divider to level-shift input signals. In both cases, the ratio of the resistors of the circuit describe the *nominal* circuit transfer function. Because the resistors of a given RES21A-Q1 are interdigitated and come from the same area of a silicon wafer, many of the absolute error terms of the resistors cancel out when calculating the *actual* or *effective* circuit transfer function. Detailed mathematical analyses and proofs are provided in Section 7.3.1.1, but for most use cases, the error terms reported in *Electrical Characteristics* are directly used to calculate the associated maximum and typical circuit gain error.

The RES21A-Q1 is specified with a maximum *divider ratio tolerance* of 500ppm, effectively meaning that the relationship between the actual divider ratio G_x and nominal ratio G_{nom} of a given divider *x* is described by the following:

$$G_x = G_{nom} \times (1+t_{Dx}) \tag{6}$$

such that $t_{Dx} \le 500$ppm. For example, a RES21A40-Q1 has a nominal gain of $G_{nom} = 4$. If a particular unit has $t_{D1} = 130$ppm and $t_{D2} = -40$ppm, the effective gains G_1 and G_2 are calculated as

$$G_1 = G_{nom} \times (1+t_{D1}) = 4 \times (1+0.00013) = 4.00052 \tag{7}$$

$$G_2 = G_{nom} \times (1+t_{D2}) = 4 \times (1-0.00004) = 3.99984 \tag{8}$$

The RES21A-Q1 is specified with a maximum *divider matching tolerance* of 1000ppm, meaning that the relationship between the ratio of divider 1 (G_1) and ratio of divider 2 (G_2) is described by the following:

$$t_M = t_{D2} - t_{D1} = \frac{G_2 - G_1}{G_{nom}} \tag{9}$$

By definition, $|t_M| \le 1000$ppm. As a result of the interdigitation of the two dividers, the actual typical magnitude of t_M is about an order of magnitude less than this maximum value, depending on the specific RES21A-Q1 device. This value is used to approximate the common-mode rejection ratio (CMRR) when implementing a difference

amplifier circuit. For example, typical t_M for the RES21A40-Q1 is approximately 38ppm, and the typical CMRR is 92.3dB.

7.3.1.1 Absolute and Ratiometric Tolerances

The resistors of the RES21A-Q1 are described by the following equations:

$$R_{IN1} = R_{INnom} \times (1+t_{absRIN1}) = R_{INnom} \times (1+t_{RIN1}) \times (1+t_{SiCr}) \tag{10}$$

$$R_{IN2} = R_{INnom} \times (1+t_{absRIN2}) = R_{INnom} \times (1+t_{RIN2}) \times (1+t_{SiCr}) \tag{11}$$

$$R_{G1} = R_{Gnom} \times (1+t_{absRG1}) = R_{Gnom} \times (1+t_{RG1}) \times (1+t_{SiCr}) \tag{12}$$

$$R_{G2} = R_{Gnom} \times (1+t_{absRG2}) = R_{Gnom} \times (1+t_{RG2}) \times (1+t_{SiCr}) \tag{13}$$

R_{INnom} and R_{Gnom} are the nominal values of each resistor. The parameter t_{abs} is an error term that describes the absolute tolerance of the RES21A-Q1 resistor in question, such that $|t_{abs}| \leq 12\%$. For example, a nominally 10kΩ resistor with t_{abs} = 10% actually measures 11kΩ. This error is analogous to the specified *absolute tolerance* of most single-element resistors, or the end-to-end tolerance of more specialized resistor dividers.

Note

The RES21A-Q1 is not a laser-trimmed device. Each ratio of the RES21A-Q1 features a unique die specifically optimized for that ratio, providing the precise matching and consistent thermal characteristics necessary to achieve extremely low drift.

The absolute tolerance is dominated by the variation in the SiCr resistivity, t_{SiCr}. The four resistors of a given RES21A-Q1 are interdigitated and come from the same area of the wafer; therefore, t_{SiCr} is effectively the same for each of the four resistors, although t_{SiCr} varies on a part-to-part basis.

The following examples show that when each divider is considered in ratiometric terms, the t_{SiCr} error terms drop out. Parameter t_{Rx} is an residual error term that describes the remaining effective tolerance of each resistor of the given RES21A-Q1 device after accounting for the universal t_{SiCr}.

$$\frac{R_{Gx}}{R_{INx}} = \frac{R_{Gnom} \times (1+t_{RGx}) \times (1+t_{SiCr})}{R_{INnom} \times (1+t_{RINx}) \times (1+t_{SiCr})} = \frac{R_{Gnom} \times (1+t_{RGx})}{R_{INnom} \times (1+t_{RINx})} = G_{nom} \times \frac{(1+t_{RGx})}{(1+t_{RINx})} = G_x \tag{14}$$

$$\frac{R_{INx}}{R_{INx} + R_{Gx}} = \frac{R_{INnom} \times (1+t_{RINx}) \times (1+t_{SiCr})}{R_{INnom} \times (1+t_{RINx}) \times (1+t_{SiCr}) + R_{Gnom} \times (1+t_{RGx}) \times (1+t_{SiCr})} = \frac{R_{INnom} \times (1+t_{RINx})}{R_{INnom} \times (1+t_{RINx}) + R_{Gnom} \times (1+t_{RGx})} \tag{15}$$

The individual values of t_{RG1}, t_{RG2}, t_{RIN1}, and t_{RIN2} describe the tolerance of each individual resistor, but are not independent variables in a Gaussian sense. Rather, the matching of these values to each other (by design) is used to achieve highly stable ratiometric relationships between the resistors, giving an effective *ratio* with an extremely low error.

The limits of t_{Dx} for the RES21A-Q1 are enforced by precise parametric testing in production, with Kelvin connections used to better reject potential sources of error. Because the resulting t_{D1} and t_{D2} values are more randomized error terms, t_{D1} and t_{D2} can be treated as independent Gaussian distributions, making these variables much more useful for error analyses. Single-element resistors do not have an equivalent to t_{Dx}, because no part-to-part matching is considered other than the gradeout limit. In other divider data sheets, the equivalent of t_{Dx} is often called *ratio tolerance*.

Because any devices that do not meet these criteria are screened out at final test, these equations can technically be used with Equation 14 to prove additional relationships (such as effective maximum limits) between the values of t_{Rx} for a given device. This exercise ultimately gives overly conservative results, however. For more realistic statistical analysis with root-sum-of-squares methods, the *Arbitrary Matching* section of the *Electrical Characteristics* table provides measured standard deviations for some additional resistor-to-resistor relationships. See Section 8.1.3.2 for a practical example.

Submit Document Feedback 19

Product Folder Links: *RES21A-Q1*

7.3.2 Ratiometric Drift

The ratiometric matching of the RES21A-Q1 provides a benefit not just for initial conditions, but also when considering parametric drift. The resistors must be considered individually, in absolute terms, and ratiometrically to each other, in matched terms. The absolute temperature coefficients of each resistor show strong correlation, with the coefficient of R_{IN1} comparable to that of R_{IN2} and the coefficient of R_{G1} comparable to that of R_{G2}. The absolute temperature coefficient (in Ω/°C) of each R_G is approximately G_{nom} times greater than that of the comparable R_{IN}; therefore, the normalized absolute temperature coefficient (in ppm/°C) of every resistor is approximately the same.

The resistors of the RES21A-Q1 are interdigitated, and occupy a small footprint; thus, the die temperature of the device is effectively common to each of the four resistors. As the temperature changes, each resistor experiences a similar temperature rise. The resistors have very similar temperature coefficients; therefore, the ratio of R_G to R_{IN} is well preserved. For example, the RES21A40-Q1 has a typical absolute temperature coefficient of approximately 12ppm/°C for R_{IN} or R_G. When considered in ratiometric terms, the typical temperature coefficient of t_{D1} or t_{D2} is ±0.2ppm/°C, and the temperature coefficient of t_M is ±0.05ppm/°C. Ambient temperature, humidity, heatsinking, board cleanliness, and other related factors can impact the settling time of the RES21A-Q1, so validation testing is performed in a low-humidity environment with rigorous board cleaning procedures.

7.3.3 Long-Term Stability

Biased long-term drift testing was performed on the automotive-grade RES21A10-Q1 using a temperature-controlled oil bath. The devices under test were first soldered to the bias boards using a reflow oven, per J-STD-020E, then were cleaned in an ultrasonic bath. The boards underwent an additional bake step before placement in the oil bath. The ambient bath temperature was fixed at 46°C and each divider was biased to a fixed voltage of 15V. Devices were allowed to soak for 1 hour, to achieve thermal equilibrium, before measurements commenced.

An integration circuit was used to measure current through each divider, and thus identify any changes in end-to-end resistance. A delta measurement between the midpoint pins of the dividers provided a high-resolution measurement of divider-to-divider shifts for the same DUT, allowing approximation of shifts in t_M. Additional measurements between the midpoints and ground were performed, to be used in conjunction with the previous measurements for calculation of shifts in t_{Dx}. The bias voltage was also measured for each channel. These measurements were implemented using multiplexed digital multimeters (DMMs).

Figure 7-1. RES21A-Q1 Long-term Drift Schematic (Simplified)

Measurements were recorded at 30-minute intervals, with a total run duration of approximately 488hrs. In some instances, measurement data collection was interrupted due to external factors, such as mandatory system updates to the computer used for the measurements. In these instances, the bias voltage and temperature control were not disturbed due to the use of uninterruptible power supply (UPS) backups for the biasing circuitry; there was simply an absence of recorded data from the DMMs. Plots presented are normalized to the respective run mean.

Figure 7-2. RES21A10-Q1 Long-term Drift, t_{Dx}

Figure 7-3. RES21A10-Q1 Long-term Drift, t_M

Accurate measurement of errors in the single-digit ppm range requires careful consideration of circuit parasitics. Noise sources can easily contaminate or dominate measurements. While external filters at the measurement nodes assist with high-frequency noise, the thermal noise of the filter resistors contributes low-frequency noise, so a series of design and architectural tradeoffs are required. Ongoing development of biasing boards, procedures, and facilities continues to increase the effective resolution of these measurements.

7.3.4 Humidity Resilience

The over-temperature drift specifications of the RES21A-Q1 assume a steady environmental relative humidity, with characterization testing performed in a low-humidity environment. The qualification testing of the RES21A-Q1 shows the device remains within the specified limits after biased testing at high humidity levels (85% relative humidity, 85°C ambient, 1000hrs). While the device mold compound protects the SiCr resistors from corrosion due to high humidity, moisture egress into the mold compound potentially causes swelling of the mold compound, which manifests as a mechanical stress on the die. This additional stress has the potential to cause minor parametric shifts, depending on the severity and duration of the exposure conditions.

Additional extended validation testing was performed on a subset of units to characterize how the device matching specifications drift when temperature is held constant, but *humidity* is swept. Humidity was first purged from the oven and the units baked at 70°C, before settling to 25°C and recording a 0% RH measurement. The humidity was then swept from low to high, with three minutes of soak time at each level before the measurement is recorded and the humidity levels increased. Plots presented are normalized to the respective values at 50% relative humidity, to better illustrate the shift behavior.

Figure 7-4. RES21A-Q1 t_{Dx} vs Humidity

Figure 7-5. RES21A-Q1 t_M vs Humidity

The results show that the ratio tolerance (t_{Dx}) and divider matching (t_M) are quite robust to humidity from 20% to 60%. From 0% to 20% or from 60% to 70%, higher ratios such as the RES21A90-Q1 showed a more significant shift as the humidity increased, with lower ratios such as the RES21A10-Q1 showing minimal shifts. From 70% to 90% relative humidity, more significant shifts are observed, with the higher-ratio devices again showing the strongest correlated shifts.

Absolute or end-to-end measurements such as t_{abs} showed minimal shifts with humidity. Additional experiments suggest that increasing the soak time beyond three minutes improves the settling of the device, leading to reduced parametric mismatch. Note that measurement error sources such as oven condensation at high humidity can impact board cleanliness and exaggerate parametric shifts, especially for higher-ratio devices that can require multimeter range-switching for precise measurements. The humidity results suggest that if using the RES21A-Q1 with a high-humidity mission profile, or in situations where environmental humidity is not well controlled and prone to rapid fluctuation, consider incorporating additional design margin to account for potential shifts with humidity.

7.3.5 Ultra-Low Noise

Noise in resistors can be evaluated in two separate regions: low-frequency flicker noise and wideband thermal noise. Flicker, or 1/f noise, is extremely important for systems that require signal gain at frequencies less than 100Hz. The flicker noise for thin-film resistors, including the RES21A-Q1, is lower than that of thick-film resistor processes. Thermal noise typically dominates in the region greater than 1kHz, and increases as resistor magnitude increases. Noise is modeled as a voltage source in series with the resistor.

For a resistive divider such as the RES21A-Q1, the thermal noise as measured at the center tap of two resistors R_{IN} and R_G is equivalent to the thermal noise of a resistor with value $R_{IN} \parallel R_G$:

$$e_N = \sqrt{(4k_BTR)} \tag{16}$$

where:

- e_N is the thermal noise density in nV/√Hz
- T is the absolute temperature in kelvins (K)
- k_B is the Boltzmann constant, 1.381×10^{-23} J/K
- $R = R_{IN} \parallel R_G$

As an example, for the RES21A40-Q1 at 25°C:

$$e_N = \sqrt{(4k_BTR)} = \sqrt{4 \times 1.38E^{-23}\tfrac{J}{K} \times 278K \times (10k\Omega \parallel 40k\Omega)} = 11.1nV/\sqrt{Hz} \tag{17}$$

7.4 Device Functional Modes

The RES21A-Q1 is typically used with two independently biased resistor dividers. R_{IN1} and R_{G1} in series form a resistive divider, with R_{IN2} and R_{G2} in series forming another divider. However, the two dividers do not have to be used independently. The resistors can be connected in series or in parallel like any other resistor.

Use one of the two GND pins to bias the part substrate. Connect the substrate to signal ground or a similar low-impedance bias point or plane for best noise rejection. While two GND/SUB connection pins are available on the device, connect only *one* of these to the ground plane. The two GND pins are internally connected through the substrate, which is not intended to conduct significant currents. Connect only *one* GND pin at a time and leave the other pin floating to prevent current return paths from developing through the substrate.

Product Folder Links: *RES21A-Q1*

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Amplifier Feedback Circuit

The RES21A-Q1 is typically used to implement the feedback path of an operational amplifier, and thus set the circuit gain. This circuit is configured as either *inverting* or *noninverting*, with the input voltage being applied to that respective amplifier input, and is generically drawn in the following figure.

Figure 8-1. Inverting Amplifier Configuration

Figure 8-2. Noninverting Amplifier Configuration

For the inverting circuit configuration:

$$G_{Inv} = \frac{R_X}{R_Y} \tag{18}$$

$$V_{OUT} = -V_{IN} \times G_{Inv} \tag{19}$$

For the noninverting circuit configuration:

$$G_{Noninv} = 1 + \frac{R_X}{R_Y} \tag{20}$$

$$V_{OUT} = V_{IN} \times G_{Noninv} \tag{21}$$

Typically, $R_X = R_G$ and $R_Y = R_{IN}$, allowing noninverting gains from 2 to 11 to be achieved. Inverting gains range in this configuration from –1 to –10. More unique configurations are also possible; see also Section 8.1.6.2.

$$G_x = G_{nom}(1 + t_{Dx}) \tag{22}$$

8.1.1.1 Amplifier Feedback Circuit Example

Consider the following example. Divider 1 of the RES21A-Q1 is used in an inverting configuration, and divider 2 is used in a noninverting configuration. Both channels have the same input signal V_{IN}, but the circuits have differing transfer functions of $V_{OUT1} = V_{IN} \times (-G_1)$ and $V_{OUT2} = V_{IN} \times (1 + G_2)$.

Figure 8-3. Amplifier Gain Example Circuit

The following table shows the calculated results for several example conditions to illustrate the effects of the various errors. The impact of amplifier offset or input bias currents on V_{OUTx} is not considered. Each row represents a different hypothetical condition for V_{IN}, G_{nom}, t_{D1}, and t_{D2}.

Table 8-1. Amplifier Gain Example Circuit Conditions, Using RES21A-Q1

V_{IN}	G_{nom}	t_{D1}	t_{D2}	G_1	G_2	V_{OUT1}	V_{OUT2}
1V	4	0ppm	0ppm	4	4	–4V	5V
1V	4	100ppm	–10ppm	4.00040	3.99996	–4.00040	4.99996
1V	4	40ppm	–80ppm	4.00016	3.99968	–4.00016	4.99968
1V	4	–80ppm	40ppm	3.99968	4.00016	–3.99968	5.00016
–2V	1.667	0ppm	0ppm	1.66667	1.66667	3.33333	–5.33333
–2V	1.667	100ppm	–10ppm	1.66683	1.66665	3.33367	–5.33330
–2V	1.667	40ppm	–80ppm	1.66673	1.66653	3.33347	–5.33307
–2V	1.667	–80ppm	40ppm	1.66653	1.66673	3.33307	–5.33347

8.1.2 Voltage Divider Circuit

As alluded in Section 6.1 , the RES21A-Q1 is typically used as an input signal level-shifter or voltage divider. This circuit is generically drawn in the following figure.

Figure 8-4. Generic Voltage Divider Circuit

$$G_{VD} = \frac{R_Y}{R_Y + R_X} \tag{23}$$

$$V_{OUT} = V_{IN} \times G_{VD} \tag{24}$$

$$G_{VDx} = G_{VD_{nom}}(1 + t_{VDx}) \tag{25}$$

Product Folder Links: *RES21A-Q1*

Often, R_G and R_{IN} act as R_X and R_Y respectively in this circuit. Substituting these terms gives a transfer function of:

$$G_{VDx} = \frac{R_{INx}}{R_{INx} + R_{Gx}} = \frac{1}{G_x + 1}$$

(26)

Because G_{VDx} is a direct function of G_x, the ratio tolerance error t_{VDx} of these voltage-divider circuits is a direct function of t_{Dx}. Typical and maximum parameter values for t_{VDx} in this configuration are calculated from a given t_{Dx} value as follows:

$$t_{VDx} = \frac{- G_{nom} \times t_{Dx}}{G_{nom} \times t_{Dx} + G_{nom} + 1}$$

(27)

For example, if a RES21A40-Q1 with t_{D1} = 130ppm is used in this configuration, the associated t_{VD1} error is –104ppm. The sign change occurs because a positive t_{Dx} error means $R_G > R_{Gnom}$ or $R_{IN} < R_{INnom}$. Since the resulting G_{VDx} is less than the nominal value, the error term is negative.

For the alternative case where the positions of R_G and R_{IN} are swapped, such that $R_X = R_{IN}$ and $R_Y = R_{IN}$, the transfer function is:

$$G_{VDx} = \frac{R_{Gx}}{R_{INx} + R_{Gx}} = \frac{G_x}{G_x + 1}$$

(28)

The error of this transfer function is described by:

$$t_{VDx} = \frac{t_{Dx}}{G_{nom} \times t_{Dx} + G_{nom} + 1}$$

(29)

If the same RES21A40-Q1 with t_{D1} = 130ppm is used in this alternative configuration, the associated t_{VD1} error is 26ppm. A sign change does not occur because a positive t_{Dx} error means $R_G > R_{Gnom}$ or $R_{IN} < R_{INnom}$. Because the result G_{VDx} is greater than the nominal value, the error term is again positive.

8.1.2.1 Voltage Divider Circuit Example

Consider the following example. Dividers 1 and 2 of the RES21A-Q1 are both arranged as voltage dividers, but the relative positions of R_{G1} and R_{IN2} are swapped, as are the positions of R_{IN1} and R_{G2}. Both channels have the same input signal V_{IN}, but have differing transfer functions of $V_{OUT1} = V_{IN} \times G_1 / (1 + G_1)$ and $V_{OUT2} = V_{IN} \times 1 / (1 + G_2)$.


Figure 8-5. Voltage Divider Example Circuit

The following tables show the calculated results for several examples to illustrate the effects of the various errors. Each row in the tables represents a different hypothetical condition. The final rows of each table show the results when substituting the absolute maximum and minimum limits of t_{Dx}. The *final percent error* E_{OUTx} is calculated as:

$$E_{OUTx} = \frac{V_{OUTx} - V_{OUTnom}}{V_{OUTnom}} \tag{30}$$

Table 8-2. Calculated Errors for Voltage Divider Example, Divider 1

| V_{IN}	G_{nom}	G_{VDnom}	$V_{OUT1nom}$	t_{D1}	t_{VD1}	G_{VD1}	V_{OUT1}	E_{OUT1}
5V	4	1/5	1V	60ppm	−48ppm	0.19999	0.99995	−48ppm
5V	4	1/5	1V	−80ppm	64ppm	0.20001	1.00006	64ppm
10V	4	1/5	2V	60ppm	−48ppm	0.19999	1.99990	−48ppm
10V	4	1/5	2V	−80ppm	64ppm	0.20001	2.00013	64ppm
10V	4	1/5	2V	500ppm	−400ppm	0.19992	1.99920	−400ppm
10V	4	1/5	2V	−500ppm	400ppm	0.20008	2.00080	400ppm

Table 8-3. Calculated Errors for Voltage Divider Example, Divider 2

V_{IN}	G_{nom}	G_{VDnom}	$V_{OUT2nom}$	t_{D2}	t_{VD2}	G_{VD2}	V_{OUT2}	E_{OUT2}
5V	4	4/5	4V	75ppm	15ppm	0.80001	4.00006	15ppm
5V	4	4/5	4V	−130ppm	−26ppm	0.79998	3.99990	−26ppm
10V	4	4/5	8V	75ppm	15ppm	0.80001	8.00012	15ppm
10V	4	4/5	8V	−130ppm	−26ppm	0.79998	7.99979	−26ppm
10V	4	4/5	8V	500ppm	100ppm	0.80008	8.00080	100ppm
10V	4	4/5	8V	−500ppm	−100ppm	0.79992	7.99920	−100ppm

As the examples show, the final error E_{OUTx} of the transfer function for each divider is equivalent to the corresponding effective voltage divider error t_{VDx}. In all cases, the magnitude of t_{VDx} is less than the magnitude of t_{Dx}.

8.1.2.2 Voltage-Divider Circuit Drift

As discussed in Section 8.1.2, the voltage-divider circuit error t_{VDx} of the RES21A-Q1 is related to the gain-circuit error t_{Dx} by one of the two following expressions (depending on the placement of R_G and R_{IN}):

$$G_{VDx} = \frac{R_{INx}}{R_{INx} + R_{Gx}} = G_{VD_{nom}}(1 + t_{VDx}) \rightarrow t_{VDx} = \frac{-G_{nom} \times t_{Dx}}{G_{nom} \times t_{Dx} + G_{nom} + 1} \tag{31}$$

$$G_{VDx} = \frac{R_{Gx}}{R_{INx} + R_{Gx}} = G_{VD_{nom}}(1 + t_{VDx}) \rightarrow t_{VDx} = \frac{t_{Dx}}{G_{nom} \times t_{Dx} + G_{nom} + 1} \tag{32}$$

Therefore, the change in the voltage divider transfer function G_{VDx} with temperature is a direct function of the change in t_{Dx} with temperature. Multiplying the temperature coefficient TCR_{ratio} by the change in ambient temperature gives the change in t_{Dx}, which is in turn substituted in the appropriate equation above to calculate the change in t_{VDx}. The change in t_{VDx} directly describes the change in G_{VDx}.

As an example, consider a RES21A40-Q1 with $G_{nom} = 4$ and a circuit configuration as shown in Figure 8-4, with $R_X = R_{G1}$ and $R_Y = R_{IN1}$. Assume t_{D1} is initially 85ppm and increases by 5ppm due to a 25°C increase in ambient temperature. The initial value of t_{VD1}, before the temperature change, is calculated as:

$$t_{VD1} = \frac{-G_{nom} \times t_{D1}}{G_{nom} \times t_{D1} + G_{nom} + 1} = \frac{-4 \times 0.000085}{4 \times 0.000085 + 4 + 1} = -0.000068 = -68ppm \tag{33}$$

The new value of t_{VD1} after the temperature change is calculated as:

$$t_{VD1} = \frac{-G_{nom} \times t_{D1}}{G_{nom} \times t_{D1} + G_{nom} + 1} = \frac{-4 \times 0.000090}{4 \times 0.000090 + 4 + 1} = -0.000072 = -72ppm \tag{34}$$

In this first scenario, the shift in t_{D1} of 5ppm causes a shift in t_{VD1} of −4ppm.

Product Folder Links: *RES21A-Q1*

If the circuit configuration is inverted so that $R_X = R_{IN1}$ and $R_Y = R_{G1}$, then the initial value of t_{VD1} is calculated as:

$$t_{VD1} = \frac{t_{D1}}{G_{nom} \times t_{D1} + G_{nom} + 1} = \frac{0.000085}{4 \times 0.000085 + 4 + 1} = 0.000017 = 17\text{ppm} \tag{35}$$

The new value of t_{VD1} after the temperature change is calculated as:

$$t_{VD1} = \frac{t_{D1}}{G_{nom} \times t_{D1} + G_{nom} + 1} = \frac{0.000090}{4 \times 0.000090 + 4 + 1} = 0.000018 = 18\text{ppm} \tag{36}$$

In this second scenario, the shift in t_{D1} of 5ppm causes a shift in t_{VD1} of only 1ppm.

8.1.3 Discrete Difference Amplifier

The RES21A-Q1 is commonly used to implement a simple difference amplifier. The ratiometric matching between the two resistor dividers improves CMRR performance and gain drift for the circuit, when compared to a similar implementation using unmatched discrete resistors. The basic circuit is shown in Figure 8-6.

$$V_{OUT} = (V_{IN+} - V_{IN-}) \times \left(\frac{R_G}{R_{IN}}\right) + V_{REF} \tag{37}$$

Figure 8-6. Discrete Difference Amplifier Using RES21A-Q1

8.1.3.1 Difference-Amplifier Common-Mode Rejection Analysis

In this simple difference amplifier configuration, the nominal CMRR is calculated as:

$$CMRR = 20 \times \log_{10}\left(\left|\frac{A_D}{A_{CM}}\right|\right) \tag{38}$$

The term A_D is the differential gain of the circuit, and the term A_{CM} is the common-mode gain of the circuit. These are defined as the following:

$$A_D \times = \frac{V_{OUT}}{V_D} = 0.5 \times \frac{\left(\frac{R_{G1}}{R_{G1} + R_{IN1}}\right) + \left(\frac{R_{G2}}{R_{G2} + R_{IN2}}\right)}{\left(\frac{R_{IN2}}{R_{G2} + R_{IN2}}\right)} \tag{39}$$

$$A_{CM} = \frac{V_{OUT}}{V_{CM}} = \frac{\left(\frac{R_{G1}}{R_{G1} + R_{IN1}}\right) - \left(\frac{R_{G2}}{R_{G2} + R_{IN2}}\right)}{\left(\frac{R_{IN2}}{R_{G2} + R_{IN2}}\right)} \tag{40}$$

Therefore,

$$CMRR = 20 \times \log_{10}\left(\left|2 \times \frac{R_{G1} \times (R_{IN2} + R_{G2}) - R_{G2} \times (R_{IN1} + R_{G1})}{R_{G1} \times (R_{IN2} + R_{G2}) + R_{G2} \times (R_{IN1} + R_{G1})}\right|\right) \tag{41}$$

When this expression is evaluated with the definitions given in Section 7.3.1, assuming the worst-case scenario of the most unbalanced divider matching possible,

$$CMRR = 20 \times \log_{10}\left(\left|\frac{G_{nom} + 1 + t_{Rx}^2 (1 - G_{nom})}{4 \times t_{Rx}}\right|\right) \tag{42}$$

$t_{Rx}^2 \ll 1$; therefore, the worst-case CMRR is approximated as:

$$CMRR = 20 \times \log_{10}\left(\left|\frac{G_{nom} + 1}{4 \times t_{Rx}}\right|\right) \tag{43}$$

By definition, the parameter t_M describes the effective error that is otherwise equivalent to $4 \times t_x$ for an unmatched divider network, and so the maximum value of t_M can be used to calculate the same worst-case result. Likewise, the typical value of t_M can be used to approximate the typical CMRR.

$$CMRR = 20 \times \log_{10}\left(\left|\frac{G_{nom} + 1}{t_M}\right|\right) \tag{44}$$

For example, the worst-case CMRR for a RES21A40-Q1 device with G = 4 is approximately 74.0dB, with a typical CMRR of approximately 92.3dB. In comparison, implementation of a comparable G = 4 difference amplifier with unmatched 0.1%-tolerance resistors results in a worst-case CMRR of approximately 62dB.

In a difference amplifier configuration, the CMRR of the op amp contributes error as well. The op-amp CMRR is considered in parallel with the CMRR of the resistor network, as per the following equation:

$$\frac{1}{CMRR_{TOTAL}} = \frac{1}{CMRR_{AMP}} + \frac{1}{CMRR_{RESISTORS}} \tag{45}$$

Additional mismatches in the divider end-to-end resistances reduce the effective CMRR of a difference amplifier. While the low absolute tolerance span of the RES21A-Q1 (80ppm typical) helps reduce these concerns, parasitic trace resistances can lead to additional mismatches that impact the CMRR specs.

8.1.3.2 Difference-Amplifier Gain Error Analysis

The transfer function Equation 37 assumes that $R_{G1} = R_{G2}$ and $R_{IN1} = R_{IN2}$. Without this assumption, the transfer function of the difference amplifier is better described by the following:

$$V_{OUT} = V_{IN+} \times \left(\frac{R_{G1}}{R_{G1} + R_{IN1}}\right)\left(\frac{R_{G2} + R_{IN2}}{R_{IN2}}\right) - V_{IN-} \times \left(\frac{R_{G2}}{R_{IN2}}\right) + V_{REF} \tag{46}$$

If the end-to-end values of $R_{G2} + R_{IN2}$ and $R_{G1} + R_{IN1}$ are sufficiently matched, the correspond terms cancel out in the above equation. The *end-to-end mismatch* specification of the RES21A-Q1 describes the typical error of this in *ratiometric* terms; for brevity, this error term is denoted as t_{E2E}.

$$\frac{R_{G2} + R_{IN2}}{R_{G1} + R_{IN1}} = 1 + t_{E2E} \tag{47}$$

$$V_{OUT} = V_{IN+} \times \left(\frac{R_{G1}}{R_{IN2}}\right)(1 + t_{E2E}) - V_{IN-} \times \left(\frac{R_{G2}}{R_{IN2}}\right) + V_{REF} \tag{48}$$

The ratio error of R_{G2} / R_{IN2} is described by t_{D2}. The ratio error of R_{G1} / R_{IN2} is described by the *R_G mismatch between dividers, ratiometric* specification; for brevity, this error term is denoted as t_{D2D}.

$$\frac{R_{G2}}{R_{IN2}} = (1 + t_{D2}) \times G_{nom} \tag{49}$$

$$\frac{R_{G2}}{R_{IN1}} = (1 + t_{D2D}) \times G_{nom} \tag{50}$$

The effective transfer function is thus

$$V_{OUT} = V_{IN+} \times G_{nom} \times (1 + t_{E2E})(1 + t_{D2D}) - V_{IN-} \times G_{nom} \times (1 + t_{D2}) + V_{REF} \tag{51}$$

For further analysis, the input voltages V_{IN+} and V_{IN-} are first expressed as a common-mode input voltage (V_{CM}) and a differential input voltage (V_{DIFF}).

$$V_{CM} = \frac{(V_{IN+} + V_{IN-})}{2} \tag{52}$$

$$V_{DIFF} = V_{IN+} - V_{IN-} \tag{53}$$

Equation 51 is expressed in terms of V_{CM} and V_{DIFF} as

$$V_{OUT} = V_{CM} \times \left(\frac{\frac{R_{G1}}{R_{IN1} + R_{G1}} - \frac{R_{G2}}{R_{IN2} + R_{G2}}}{\frac{R_{IN2}}{R_{IN2} + R_{G2}}} \right) + V_{DIFF} \times \left(\frac{\frac{R_{G1}}{R_{IN1} + R_{G1}} + \frac{R_{G2}}{R_{IN2} + R_{G2}}}{2 \times \frac{R_{IN2}}{R_{IN2} + R_{G2}}} \right) \tag{54}$$

$$V_{OUT} = V_{CM} \times \left(\frac{R_{G1}}{R_{IN2}} \times \frac{R_{IN2} + R_{G2}}{R_{IN1} + R_{G1}} - \frac{R_{G2}}{R_{IN2}} \right) + \frac{V_{DIFF}}{2} \times \left(\frac{R_{G1}}{R_{IN2}} \times \frac{R_{IN2} + R_{G2}}{R_{IN1} + R_{G1}} + \frac{R_{G2}}{R_{IN2}} \right) \tag{55}$$

$$V_{OUT} = V_{CM} \times G_{nom} \times ((1 + t_{D2D}) \times (1 + t_{E2E}) - (1 + t_{D2})) + \frac{V_{DIFF}}{2} \times G_{nom} \times ((1 + t_{D2D}) \times (1 + t_{E2E}) + (1 + t_{D2})) \tag{56}$$

The gain error with respect to V_{CM} or to V_{DIFF} is calculating by taking a partial derivative of Equation 56 with respect to the given variable.

$$\frac{\partial V_{OUT}}{\partial V_{CM}} = G_{nom} \times ((1 + t_{D2D}) \times (1 + t_{E2E}) - (1 + t_{D2})) \tag{57}$$

$$\frac{\partial V_{OUT}}{\partial V_{DIFF}} = \frac{G_{nom}}{2} \times ((1 + t_{D2D}) \times (1 + t_{E2E}) + (1 + t_{D2})) \tag{58}$$

Because the error tolerance terms $(1 + t_{D2D})$ and $(1 + t_{E2E})$ are multiplicative, and t_{D2D} and t_{E2E} are both are zero-mean with a standard deviation in the sub-200ppm range, the error contribution of $t_{D2D} \times t_{E2E}$ is less than 0.01ppm and is assumed to be negligible. The result is an algebraic sum of three terms, all considered as independent zero-mean Gaussian values, such that:

$$\frac{t_{ERR_{effective}}}{1} = \sqrt{\left(\frac{t_{D2D}}{1}\right)^2 + \left(\frac{t_{E2E}}{1}\right)^2 + \left(\frac{t_{D2}}{1}\right)^2} \tag{59}$$

By substituting the typical values of t_{D2D}, t_{E2E}, and t_{D2}, root sum of squares error analysis is performed on the resulting terms to describe a typical error for the transfer function.

Consider an example where a RES21A25-Q1 is used, such that $G_{nom} = 2.5$. Assume $t_{D2} = 21ppm$, $t_{E2E} = 23ppm$, and $t_{D2D} = 54ppm$. Using Equation 59, $t_{ERR_{effective}}$ is calculated as ±62ppm, and is used to calculate ∂V_{OUT} with respect to V_{CM} and to V_{DIFF}. The former is the common-mode gain error, while the latter is composed of the desired nominal gain term (G_{nom}) and an undesired gain error.

$$\frac{\partial V_{OUT}}{\partial V_{CM}} = G_{nom} \times t_{ERReffective} = G_{nom} \times \pm 62ppm = \pm 156ppm \tag{60}$$

$$\frac{\partial V_{OUT}}{\partial V_{DIFF}} = \frac{G_{nom}}{2} \times (2 + t_{ERReffective}) = G_{nom} \pm 78ppm \tag{61}$$

Multiplication of the $t_{ERR_{effective}}$ error by the desired process control value, such as × 6 for a six-sigma approach, gives conservative maximum bounds. Because the ±1σ values reported in *Electrical Characteristics* already include guardbanding and account for mean shifts, in many cases a lower process control value (such as five-sigma) is sufficient. For example, solving the previous expressions for CMRR yields only 84.1dB, whereas the actual typical CMRR for the RES21A25-Q1 is 98.6dB. The discrepancy arises because the ATE measurement resolution of t_{D1}, t_{D2}, t_M, and CMRR is higher than that of t_{D2D} and t_{E2E}, and therefore the reported typical values of the latter parameters include additional guardbanding. Additionally, the conservative modeling approach assumes t_{D2D}, t_{E2E}, and t_{D2} are uncorrelated, whereas for many devices there are weak correlations (such as t_{D2D} and t_{E2E} having different polarities) that cause the actual observed error to be lower than the modeled error.

8.1.4 Discrete Instrumentation Amplifiers

The RES21A-Q1 can be used in conjunction with a dual-channel operational amplifier to implement a discrete instrumentation amplifier (INA). The ratiometric matching between the two resistor dividers improves CMRR performance for the circuit when compared to a similar implementation using unmatched discrete resistors, and results in better overtemperature and overaging gain drift characteristics. INAs are often used instead of difference amplifiers when high input impedance and low bias currents are needed, such as when measuring bridge sensors.

Discrete INAs are often configured as a differential-input differential-output circuit as shown in Figure 8-7. While not shown, if needed, use an additional discrete difference amplifier stage (requiring a second RES21A-Q1 and another op-amp channel) to convert the differential output voltage to a single-ended voltage (for example, when driving a single-ended ADC). This extra stage can also add an additional offset and provide additional gain, effectively mimicking the common three-amplifier INA architecture.

$$V_{OUT+} - V_{OUT-} = (V_{IN+} - V_{IN-}) \times \left(1 + \frac{R_G}{R_{IN}} \right) \tag{62}$$

Figure 8-7. Differential-Input, Differential-Output Instrumentation Amplifier Using the RES21A-Q1

Less commonly, a discrete INA can be implemented as a differential-input, single-ended output circuit as shown in Figure 8-8. This topology maintains high input impedances, allows an offset to be applied, and gives a single-ended output without requiring a third amplifier channel. The offset must be driven by a low-impedance source, such as a reference buffer. When designing a discrete INA, carefully consider the output swing and input common-mode range limitations of the amplifiers used in the circuit design process.

$$V_{OUT} = (V_{IN+} - V_{IN-}) \times \left(1 + \frac{R_G}{R_{IN}} \right) + V_{REF} \tag{63}$$

Figure 8-8. Differential-Input, Single-Ended Output Instrumentation Amplifier Using the RES21A-Q1

8.1.5 Fully Differential Amplifier

The RES21A-Q1 can be used to set the gain of a fully differential amplifier, such as the THP210. The ratiometric matching between the two resistor dividers leads to improved gain matching and CMRR performance for the circuit, when compared to a similar implementation using unmatched discrete resistors.

Figure 8-9 shows a generic schematic representation of a fully differential amplifier driving a differential ADC, with a RES21A-Q1 used to set the amplifier gain.

$$V_{OUT+} - V_{OUT-} = (V_{IN+} - V_{IN-}) \times \left(\frac{R_G}{R_{IN}}\right) \tag{64}$$

Figure 8-9. Fully-differential Amplifier Gain Setting Using RES21A-Q1

8.1.6 Unconventional Circuits

The two matched dividers of a RES21A-Q1 are typically used independently of each other, as two well-matched channels. The resistors are also useful in less conventional orientations, where resistors from both channels are linked to achieve a wider range of transfer functions and effective "gains". While voltage dividers or amplifier feedback paths are obvious candidates for this use, more unique applications such as "unbalanced" instrumentation amplifier circuits also benefit from this approach.

8.1.6.1 Single-Channel Voltage Divider

As discussed in Section 8.1.2, the RES21A-Q1 is commonly used as an input signal level-shifter or voltage divider. Typically, R_G and R_{IN} act as R_X and R_Y respectively (or vice versa) in this circuit, and are arranged with the two dividers of the RES21A-Q1 acting as independent channels. If unconventional values of G_{VD} are required, combine the four resistors of a single RES21A-Q1 in various series and parallel combinations to achieve the desired effective gain, though the device channel count is effectively reduced from two to one. The following tables showcase some of the permutations of possible RES21A-Q1 connections, and reports the transfer function associated with each. Because the value of G_{VD} is always less than 1, for readability, the value given in the tables is G_{VD}^{-1} or $1 / G_{VD}$.

Table 8-4. Effective Transfer Function G_{VD}^{-1} for Some RES21A-Q1 Resistor Permutations, Adjusting R_Y

R_X	R_G	R_{G1}	R_{G1}	R_{G1}	R_{IN}	R_{IN1}	R_{IN1}	R_{IN1}
R_Y	R_{IN}	$R_{IN1} + R_{IN2}$	$R_{IN1} + R_{G2}$	$R_{IN1} + R_{IN2} + R_{G2}$	R_G	$R_{G1} + R_{IN2}$	$R_{G1} + R_{G2}$	$R_{G1} + R_{G2} + R_{IN2}$
G_{R21}	EFFECTIVE TRANSFER FUNCTION G_{VD}^{-1}							
1	2	1.5	1.5	1.3333	2	1.5	1.5	1.3333
1.5	2.5	1.75	1.6	1.4286	1.6667	1.4	1.3333	1.25
1.6667	2.6667	1.8333	1.625	1.4545	1.6	1.375	1.3	1.2308
2	3	2	1.6667	1.5	1.5	1.3333	1.25	1.2
2.5	3.5	2.25	1.7143	1.5556	1.4	1.2857	1.2	1.1667
3	4	2.5	1.75	1.6	1.3333	1.25	1.1667	1.1429
4	5	3	1.8	1.6667	1.25	1.2	1.125	1.1111
5	6	3.5	1.8333	1.7143	1.2	1.1667	1.1	1.0909
9	10	5.5	1.9	1.8182	1.1111	1.1	1.0556	1.0526
10	11	6	1.9091	1.8333	1.1	1.0909	1.05	1.0476

Table 8-5. Effective Transfer Function G_{VD}^{-1} for Some RES21A-Q1 Resistor Permutations, Adjusting R_X

R_X	R_{IN}	$R_{IN1} + R_{IN2}$	$R_{IN1} + R_{G2}$	$R_{IN1} + R_{IN2} + R_{G2}$	R_G	$R_{G1} + R_{IN2}$	$R_{G1} + R_{G2}$	$R_{G1} + R_{G2} + R_{IN2}$
R_Y	R_G	R_{G1}	R_{G1}	R_{G1}	R_{IN}	R_{IN1}	R_{IN1}	R_{IN1}
G_{R21}	EFFECTIVE TRANSFER FUNCTION G_{VD}^{-1}							
1	2	3	3	4	2	3	3	4
1.5	1.6667	2.3333	2.6667	3.3333	2.5	3.5	4	5
1.6667	1.6	2.2	2.6	3.2	2.6667	3.6667	4.3333	5.3333
2	1.5	2	2.5	3	3	4	5	6
2.5	1.4	1.8	2.4	2.8	3.5	4.5	6	7
3	1.3333	1.6667	2.3333	2.6667	4	5	7	8
4	1.25	1.5	2.25	2.5	5	6	9	10
5	1.2	1.4	2.2	2.4	6	7	11	12
9	1.1111	1.2222	2.1111	2.2222	10	11	19	20
10	1.1	1.2	2.1	2.2	11	12	21	22

For example, consider a voltage divider constructed with $R_X = R_{IN1} + R_{IN2} + R_{G2}$ and $R_Y = R_{G1}$. Using a RES21A15-Q1 device with $G_{nom} = 1.5$ for this implementation gives an effective transfer function $G_{VD} = R_Y / (R_X + R_Y) = 15k\Omega / (10k\Omega + 10k\Omega + 15k\Omega + 15k\Omega) = 15k\Omega / 50k\Omega = 0.3$, such that $G_{VD}^{-1} = 3.3333$. Therefore, $V_{OUT} = V_{IN} \times G_{VD} = V_{IN} / 3.3333$.

Product Folder Links: *RES21A-Q1*

**Figure 8-10. 1/3.3333 Voltage Divider, Effective Circuit**

Figure 8-11. 1/3.3333 Voltage Divider, Implemented With the RES21A15-Q1

8.1.6.2 Single-Channel Amplifier Gain

The RES21A-Q1 is often used to implement the feedback network of an amplifier and set the circuit gain, as discussed in Section 8.1.1. Typically, R_G and R_{IN} act as R_X and R_Y respectively (or vice versa) in this circuit, and dividers 1 and 2 are arranged as two independent channels. If, however, unconventional values of G_{Inv} or G_{Noninv} are required, combining the four resistors of a single RES21A-Q1 in various series and parallel combinations achieves this requirement, but at the expense of a reduction in channel count. The following tables showcase some of the permutations of possible RES21A-Q1 connections, and report the G_{Inv} transfer function associated with each. To calculate G_{Noninv} for each scenario, simply add 1 to the magnitude of the given G_{Inv}.

Table 8-6. Effective Transfer Function G_{Inv} for Some RES21A-Q1 Resistor Permutations, Adjusting R_Y

R_X	R_{IN}	R_{IN1}	R_{IN1}	R_{IN1}	R_G	R_{G1}	R_{G1}	R_{G1}
R_Y	R_G	$R_{G1} + R_{IN2}$	$R_{G1} + R_{G2}$	$R_{G1} + R_{G2} + R_{IN2}$	R_{IN}	$R_{IN1} + R_{IN2}$	$R_{IN1} + R_{G2}$	$R_{IN1} + R_{G2} + R_{IN2}$
G_{R21}	EFFECTIVE TRANSFER FUNCTION G_{Inv}							
1	1	0.5	0.5	0.3333	1	0.5	0.5	0.3333
1.5	0.6667	0.4	0.3333	0.25	1.5	0.75	0.6	0.4286
1.6667	0.6	0.375	0.3	0.2308	1.6667	0.8333	0.625	0.4545
2	0.5	0.3333	0.25	0.2	2	1	0.6667	0.5
2.5	0.4	0.2857	0.2	0.1667	2.5	1.25	0.7143	0.5556
3	0.3333	0.25	0.1667	0.1429	3	1.5	0.75	0.6
4	0.25	0.2	0.125	0.1111	4	2	0.8	0.6667
5	0.2	0.1667	0.1	0.0909	5	2.5	0.8333	0.7143
9	0.1111	0.1	0.0556	0.0526	9	4.5	0.9	0.8182
10	0.1	0.0909	0.05	0.0476	10	5	0.9091	0.8333

Table 8-7. Effective Transfer Function G_{Inv} for Some RES21A-Q1 Resistor Permutations, Adjusting R_X

R_X	R_G	$R_{G1} + R_{IN2}$	$R_{G1} + R_{G2}$	$R_{G1} + R_{G2} + R_{IN2}$	R_{IN}	$R_{IN1} + R_{IN2}$	$R_{IN1} + R_{G2}$	$R_{IN1} + R_{G2} + R_{IN2}$
R_Y	R_{IN}	R_{IN1}	R_{IN1}	R_{IN1}	R_G	R_{G1}	R_{G1}	R_{G1}
G_{R21}	EFFECTIVE TRANSFER FUNCTION G_{Inv}							
1	1	2	2	3	1	2	2	3
1.5	1.5	2.5	3	4	0.6667	1.3333	1.6667	2.3333
1.6667	1.6667	2.6667	3.3333	4.3333	0.6	1.2	1.6	2.2
2	2	3	4	5	0.5	1	1.5	2
2.5	2.5	3.5	5	6	0.4	0.8	1.4	1.8
3	3	4	6	7	0.3333	0.6667	1.3333	1.6667
4	4	5	8	9	0.25	0.5	1.25	1.5
5	5	6	10	11	0.2	0.4	1.2	1.4
9	9	10	18	19	0.1111	0.2222	1.1111	1.2222
10	10	11	20	21	0.1	0.2	1.1	1.2

For example, consider an inverting amplifier circuit constructed with $R_X = R_{G1} + R_{G2}$ and $R_Y = R_{IN1}$. Using a RES21A00-Q1 device with $G_{nom} = 10$ for this implementation gives an effective transfer function $G_{INV} = R_X / R_Y = (100k\Omega + 100k\Omega) / 10k\Omega = 200k\Omega / 10k\Omega = 20$. Therefore, $V_{OUT} = -V_{IN} \times G_{INV} = V_{IN} \times -20$.


**Figure 8-12. $V_{OUT} = -20 \times V_{IN}$, Effective Circuit**

Figure 8-13. $V_{OUT} = -20 \times V_{IN}$, Implemented With RES21A00-Q1

8.1.6.2.1 Gain Scaling the RES60A-Q1 With the RES21A-Q1

The RES60A-Q1 is a precision matched resistor divider, optimized for extremely high-voltage applications. The RES60A-Q1 is often used in battery management system (BMS) applications to measure pack voltages. While multiple RES60A-Q1 ratios are available, additional effective ratios are achieved by finely scaling the divider output using a low-offset buffer amplifier and RES21A-Q1. The low ratiometric errors of the RES21A-Q1 minimize additional gain error contributions to the signal chain, while maximizing the input full-scale range (FSR) of downstream ADCs.

Figure 8-14. Battery Pack Measurement with RES60A-Q1 and RES21A-Q1

$$V_{MID} = V_{BATT} \times \frac{R_{LV}}{R_{HV} + R_{LV}} = \frac{V_{BATT}}{G_{R60} + 1} \tag{65}$$

$$V_{OUT} = V_{MID}\left(\frac{R_{IN}}{R_G} + 1\right) = V_{MID}\left(\frac{1}{G_{R21}} + 1\right) = V_{BATT}\left(\frac{1 + G_{R21}}{G_{R21} \times (G_{R60} + 1)}\right) \tag{66}$$

For brevity, the effective transfer function of the RES60A-Q1, RES21A-Q1, and amplifier circuit is summarized as G_{SF}.

$$G_{SF} = \frac{G_{R21} \times (G_{R60} + 1)}{1 + G_{R21}} \tag{67}$$

$$V_{OUT} = V_{BATT} \times \left(\frac{1}{G_{SF}}\right) \tag{68}$$

Table 8-8 shows the effective voltage divider scaling factor G_{SF} associated with various RES60A-Q1 and RES21A-Q1 combinations. While not shown for brevity, the possible gain permutations discussed in Section 8.1.6.2 are also applicable here.

Table 8-8. Effective Scaling Factor G$_{SF}$ for the RES60A-Q1 and RES21A-Q1 Combinations

G$_{R60}$	145	210	315	410	500	610	1000
G$_{R21}$	EFFECTIVE SCALING FACTOR G$_{SF}$						
None	146.00	211.00	316.00	411.00	501.00	611.00	1001.00
1	73.00	105.50	158.00	205.50	250.50	305.50	500.50
1.5	87.60	126.60	189.60	246.60	300.60	366.60	600.60
1.6667	91.26	131.88	197.51	256.89	313.15	381.90	625.67
2	97.33	140.67	210.67	274.00	334.00	407.33	667.33
2.5	104.29	150.71	225.71	293.57	357.86	436.43	715.00
3	109.50	158.25	237.00	308.25	375.75	458.25	750.75
4	116.80	168.80	252.80	328.80	400.80	488.80	800.80
5	121.67	175.83	263.33	342.50	417.50	509.17	834.17
9	131.40	189.90	284.40	369.90	450.90	549.90	900.90
10	132.73	191.82	287.27	373.64	455.45	555.45	910.00

8.1.6.3 Unconventional Instrumentation Amplifiers

The basic instrumentation amplifier circuits shown in Figure 8-7 and Figure 8-8 place the two R$_{IN}$ resistors of the RES21A-Q1 in series between the inverting input pins of the two amplifiers. Instead, combine these resistors in parallel, or connect only one of the two R$_{IN}$ resistors and leave the other resistor floating, to achieve a wider variety of effective circuit gains.

Another option is the *unbalanced* INA, where the feedback paths of the two input amplifiers have different effective gains. With the RES21A-Q1, this configuration is achieved by using series or parallel combinations of the divider elements to achieve a different effective feedback resistance for one amplifier. With the normal or balanced INA approach, if the input signal V$_{CM}$ is not near midsupply, the amplifiers run out of headroom and rail out as the input approaches one of the power-supply voltages. By implementing asymmetric gains, the dynamic range of the circuit is maximized, though at the minor expense of bandwidth and phase mismatches (largely trivial for dc and low-frequency applications). While the transfer function and stability and error analyses of the circuit are relatively complex, the unbalanced INA nevertheless is a useful tool for this scenario.

Product Folder Links: *RES21A-Q1*

8.2 Typical Application

8.2.1 Common-Mode Shifting Input Stage

The RES21A-Q1 can be used to implement a common-mode attenuator at the high-impedance inputs of an instrumentation amplifier (INA). This configuration extends the usable signal range, so long as the maximum differential voltage limitation of each resistor divider is respected.

Figure 8-15 shows an example of a high-side current-sense circuit where a differential voltage, V_{SHUNT}, develops across a sense resistor with an undesirably high common-mode voltage V_{CM}. V_{REF} is used to shift input common-mode voltages V_{MID1} and V_{MID2} to levels within the specified input common-mode range of the INA. The amplifier output, V_{OUT}, is a scaled function of V_{SHUNT}, such that nominally:

$$V_{OUT} = V_{SHUNT} \times \left(\frac{R_{IN}}{R_G + R_{IN} + R_{EQUIV}} \right) \tag{69}$$

V_{OUT} can be gained up further by the INA stage, to make maximal use of the effective resolution of a downstream ADC. In practice R_{EQUIV} is optional; however, if $R_{EQUIV} = R_{SHUNT}$, this resistance equalizes the nominal impedance between V_{CM} and each of the INA high-impedance inputs, thus improving CMRR performance. Select an INA with input bias currents I_{B1} and $I_{B2} \ll I_{STATIC1}$ and $I_{STATIC2}$, such as the INA333 or INA823. Select a RES21A-Q1 device with a sufficiently high divider series resistance so that $I_{STATIC1}$ and $I_{STATIC2}$ $\ll I_{LOAD}$.


Figure 8-15. RES21A-Q1 Common-Mode Shifting Circuit

To achieve a desired nominal input common-mode voltage, $V_{MID1TARGET}$, set V_{REF} as follows:

$$V_{REF} = V_{MID1TARGET} \times \left(\frac{R_G + R_{IN} + R_{EQUIV}}{R_G + R_{EQUIV}} \right) - V_{CM} \times \left(\frac{R_G + R_{IN} + R_{EQUIV}}{R_G + R_{EQUIV}} - 1 \right) \tag{70}$$

8.2.1.1 Design Requirements

Consider a level-shifting application where a high-side current shunt measurement from an 50V supply rail must be measured by a 3.3V amplifier and ADC.

PARAMETER	DESIGN GOAL
Input V_{BUS}	50V
I_{LOAD}	25A (maximum)
R_{SHUNT}	10mΩ
ADC full-scale range (target V_{OUT})	3.3V
Possible V_{REF} voltages	3.3V, −3.3V, 0V

8.2.1.2 Detailed Design Procedure

The design parameters are used with the aforementioned equations to select a nominal target G. When the possible V_{REF} voltages available in the system are considered, V_{REF} = −3.3V with G = 10 is found to result in a V_{MID1} value of 1.54V, well within the input common-mode range of a 3.3V rail-to-rail amplifier such as the OPA392. When the corresponding RES21A00-Q1 is employed, the loss terms $I_{STATIC1}$ and $I_{STATIC2}$ are nominally 484.6µA and 482.3µA for I_{LOAD} = 25A. For simplicity, the error contributions of the INA stage V_{OS} and I_B are ignored.

For the INA stage, an integrated TI instrumentation amplifier (IA) can be used. Alternatively, a discrete approach can be implemented using another RES21A-Q1 device or devices, and one or more op amps. For this example, an IA stage is constructed with two channels of a OPA4392 and a second RES21A00-Q1 (R_{IN3}, R_{G3}, R_{IN4}, and R_{G4}). This stage is in turn cascaded with a difference amplifier stage, constructed with the third amplifier channel and a RES21A00-Q1 (R_{IN5}, R_{G5}, R_{IN6}, and R_{G6}). The level-shifting stage gain of 11^{-1}, multiplied by the instrumentation amplifier stage gain of 11, results in an effective unity-gain transfer function for V_{SHUNT}. Therefore, the differential output voltage for this stage is approximately 0.25V, with amplifier outputs of 1.67V and 1.42V. After the final difference amplifier stage gain of G = 10, the common-mode voltage drops out and the maximum value of the resulting V_{OUT} is nominally 2.5V, compatible with a single-ended 3.3V ADC. If desired, the fourth channel of the OPA4392 can be used to buffer this output signal and serve as a dedicated ADC driver.

Figure 8-16. High-Side Current Shunt Common-Mode Shifting Circuit

Product Folder Links: *RES21A-Q1*

8.2.1.3 Application Curves

Figure 8-17. Circuit Model in TINA-TI

**Figure 8-18. Simulation Result for I$_{STATIC}$**


**Figure 8-19. Simulation Result for V$_{MID}$**

Figure 8-20. Simulation Result for V$_{OUT}$

8.3 Power Supply Recommendations

The qualification limits of the CMOS process used to implement the RES21A-Q1 dictate the maximum common-mode and differential voltage rating for the resistor dividers of each device. See the *Absolute Maximum Ratings* and *Recommended Operating Conditions* for device-specific values under transient and sustained bias conditions, respectively.

If the device voltage is expect to exceed the maximum sustained divider voltage rating, consider additional protective circuit elements. Avoid using external current-limiting resistors in series, as these unbalance the divider and cancel out many of the ratiometric and over-temperature benefits of the RES21A-Q1. The easiest way to protect a RES21A-Q1 divider from overload conditions is to place a reverse-biased or bidirectional zener diode in parallel with the divider, to clamp the effective divider voltage without drawing any leakage current *through* the divider. Choose a diode with a breakdown voltage approximately equal to the maximum divider voltage.

8.4 Layout

8.4.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Reduce parasitic coupling by running input traces as far away from supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit. For differential circuits, match the length of the input traces as best possible.
- Keep high impedance input signals away from noisy traces.
- Make sure system supply voltages are adequately filtered.
- Clean the PCB following board assembly for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, bake the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.
- Only connect one of the two GND/SUB pins to the ground plane, to prevent the formation of current return paths through the device substrate. Float the other GND/SUB pin.

8.4.2 Layout Examples

In the following examples, the RES21A-Q1 is shown with a VSSOP amplifier and 0402-size decoupling capacitors.

Figure 8-21. Single-Layer Difference Amplifier Implementation

Figure 8-22. Single-Layer Instrumentation Amplifier Implementation

Figure 8-23. Front-and-Back Instrumentation Amplifier Implementation

Figure 8-24. Front-and-Back, Differential-Output Instrumentation Amplifier Implementation

Product Folder Links: *RES21A-Q1*

For Figure 8-25, two RES21A-Q1 devices (bottom side) and one dual-channel op-amp (top side) are used.

Figure 8-25. Front-and-Back Dual Difference Amplifiers Implementation

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype designs before committing to layout and fabrication, reducing development cost and time to market.

9.1.1.2 TINA-TI™ Simulation Software (Free Download)

TINA-TI™ simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA™ software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Design and simulation tools web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Note

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the TINA-TI™ software folder.

9.1.1.3 TI Reference Designs

TI reference designs are analog designs created by TI's precision analog applications experts. TI reference designs offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI reference designs are available online at https://www.ti.com/reference-designs.

9.1.1.4 Analog Filter Designer

Available as a web-based tool from the Design and simulation tool web page, the Analog Filter Designer allows the user to design, optimize, and simulate complete multistage active filter designs within minutes.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- RES11A-Q1 Automotive, Matched, Thin-Film Resistor Dividers With 1kΩ Inputs
- RES31A-Q1 Automotive, Matched, Thin-Film Resistor Dividers With 100kΩ Inputs
- RES60A-Q1 Automotive, 1400V_{DC}, Precision Resistive Divider
- Texas Instruments, *Optimizing CMRR in Differential Amplifier Circuits With Precision Matched Resistor Divider Pairs* application note
- Texas Instruments, *TIDA-010970 Low-noise, highly linear, analog front-end reference design* with RES21A

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TINA-TI™ and TI E2E™ are trademarks of Texas Instruments.
TINA™ is a trademark of DesignSoft, Inc.
PSpice® is a registered trademark of Cadence Design Systems, Inc.
All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary This glossary lists and explains common TI terms, acronyms, and definitions.

Divider	The series combination of a matched R_G and R_{IN} resistor. Two resistors, R_{Gx} and R_{INx}, connected in series form a given divider *x*. The midpoint of divider *x* is measured at pin MIDx. The RES21A-Q1 has two divider channels, divider 1 ($R_{G1} + R_{IN1}$) and divider 2 ($R_{G2} + R_{IN2}$).
G_{nom}	The nominal gain or ratio of a given divider. Calculated as R_{Gnom} / R_{INnom}. Each orderable of the RES21A-Q1 has a different associated divider ratio, and thus a different G_{nom}.
G_x	The actual, measured gain or ratio of a given divider *x* when the divider gain error is considered. Calculated as R_{Gx} / R_{INx}.
G_{VDnom}	The nominal or ideal voltage-divider circuit gain of a given divider. Calculated as either R_{Gnom} / ($R_{INnom} + R_{Gnom}$) or as R_{INnom} / ($R_{INnom} + R_{Gnom}$), depending on circuit configuration.
G_{VDx}	The actual, measured voltage-divider circuit gain for a divider *x* when the divider gain error is considered. Calculated as either R_{Gx} / ($R_{INx} + R_{Gx}$) or as R_{INx} / ($R_{INx} + R_{Gx}$), depending on circuit configuration.
t_{Dx}	The normalized gain error associated with a given divider *x*. When calculating effective gain, $G_x = G_{nom} \times (1 + t_{Dx})$. For an ideal divider, $t_{Dx} = 0$ and $G_x = G_{nom}$.

t_M	The mismatch of the two divider gain errors for a given RES21A-Q1 device. Calculated as $t_M = t_{D2} - t_{D1}$. Equivalent to $(G_2 - G_1) / G_{nom}$. Used for simplified CMRR calculations.
t_{VDx}	The normalized voltage-divider circuit gain error associated with a given divider x. When calculating effective voltage-divider circuit gain, $G_{VDx} = G_{VDnom} \times (1 + t_{VDx})$. For an ideal circuit, $t_{VDx} = 0$ and $G_{VDx} = G_{VDnom}$.
V_{Dx}	The voltage applied across a given divider x.
V_{Rx}	The voltage applied across a given resistor Rx. For example, V_{RIN1} describes the voltage across R_{IN1}.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2025	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
RES21A00QDDFRQ1	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	R200Q
RES21A10QDDFRQ1	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	R210Q
RES21A16QDDFRQ1	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	R216Q
RES21A25QDDFRQ1	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	R225Q
RES21A40QDDFRQ1	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	R240Q
RES21A90QDDFRQ1	Active	Production	SOT-23-THIN (DDF) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	R290Q

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF RES21A-Q1 :

● Catalog : RES21A

NOTE: Qualified Version Definitions:

● Catalog - TI's standard catalog product

2.95
2.65 TYP

A

PIN 1 ID
AREA

2.95
2.85
NOTE 3

1

4

8

5

6X 0.65

2X
1.95

8X 0.38
0.22

⊕ 0.1 Ⓜ C A B

B

1.65
1.55

C

SEATING PLANE

⌒ 0.1 C

4X 0° -15°

1.1
MAX

4X 4° -15°

0.20
0.08 TYP

SEE DETAIL A

0.25
GAGE PLANE

0° - 8°

0.6
0.3

0.1
0.0

DETAIL A
TYPICAL

4222047/E 07/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

8X (1.05)

1

8X (0.45)

6X (0.65)

4

(R0.05)
TYP

SYMM
₵

SYMM
₵

8

5

(2.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
OPENING

METAL

0.05 MAX
ALL AROUND

EXPOSED
METAL

**NON SOLDER MASK
DEFINED**

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

0.05 MIN
ALL AROUND

EXPOSED
METAL

**SOLDER MASK
DEFINED**

**SOLDER MASK DETAILS**

4222047/E   07/2024

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (1.05)

1

8X (0.45)

6X (0.65)

4

SYMM
℄

(R0.05) TYP

8

SYMM
℄

5

(2.6)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/E   07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.