

## **RC4559 Dual High-Performance Operational Amplifier**

#### 1 Features

- · Matched gain and offset between amplifiers
- Unity-gain bandwidth: 3MHz typical
- Slew rate: 1.5V/µs typical
- Low equivalent input noise voltage 2µV/Hz maximum (20Hz to 20kHz)
- · No frequency compensation required
- · No latch up
- Wide common-mode voltage range
- Low power consumption

#### 2 Applications

- AV receivers
- Professional audio mixers
- Soundbars
- Wireless speakers

### **3 Description**

The RC4559 is a dual high-performance operational amplifier. The high common-mode input voltage and the absence of latch-up make this amplifier suitable for low-noise signal applications such as audio preamplifiers and signal conditioners. This amplifier features a dynamic performance that is specified by design and an output drive capability that far exceeds general-purpose type amplifiers.

The RC4559 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### Package Information


PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)		
RC4559	D (SOIC, 8)	4.90 mm × 3.90 mm		
1104339	P (PDIP, 8)	9.81 mm × 6.30 mm		

#### Device Information <sup>(2)</sup>

SYME	BOLIZATION	OPERATING	V., max at		
DEVICE PACKAGE SUFFIX		TEMPERATURE RANGE	V <sub>IO</sub> max at 25°C		
RC4559	D, P	−0°C to 70°C	6 mV		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The D packages are available taped and reeled. Add the suffix R to the device type when ordering (for example, RC4559DR).



D or P Package, SOIC or PDIP 8-Pin (Top View)

IN+ IN-	+ OUT
111-	Symbol (Each Amplifier)



## **Table of Contents**

1 Features	1	5 Devic
2 Applications	1	5.1 R
3 Description	1	5.2 S
4 Specifications		5.3 T
4.1 Absolute Maximum Ratings		5.4 E
4.2 Electrical Characteristics.		
4.3 Matching Characteristics		6 Revis
4.4 Operating Characteristics		7 Mech
-1 0 -		

5 Device and Documentation Support	5
5.1 Receiving Notification of Documentation Updates	
5.2 Support Resources	5
5.3 Trademarks	
5.4 Electrostatic Discharge Caution	5
5.5 Glossary	5
6 Revision History	5
7 Mechanical, Packaging, and Orderable Information	



## 4 Specifications

#### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage V <sub>CC+</sub> (see <sup>(1)</sup> )		18	V
Supply voltage V <sub>CC-</sub> (see <sup>(1)</sup> )		-18	V
Differential input voltage (see <sup>(2)</sup> )		±30	V
Input voltage (any input, see <sup>(1)</sup> and <sup>3</sup> )		±15	V
Short-circuit output current (see <sup>(4)</sup> )		125	mA
Continuous total dissipation		500	mW
Operating free-air temperature range	0	70	°C
Storage temperature range	-65	125	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds		260	°C

(1) All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between  $V_{CC^+}$  and  $V_{CC^-}$ .

(2) Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

(3) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.

(4) Temperature or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

### **4.2 Electrical Characteristics**

at specified free-air temperature,  $V_{CC+}$  = 15 V,  $V_{CC-}$  = -15 V

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	<b>T</b> <sub>A</sub> <sup>(2)</sup>	MIN	TYP	MAX	UNIT
V	Input offset voltage	$V_{\Omega} = 0$	25°C		2	6	mV
V <sub>IO</sub>	input onset voltage	V <sub>0</sub> = 0	Full Range			7.5	IIIV
	Input offset current	× − 0	25°C		5	100	nA
I <sub>IO</sub>	Input onset current	V <sub>O</sub> = 0	Full range			200	ΠA
	Input biog ourrent	V <sub>O</sub> = 0	25°C		40	250	nA
I <sub>IB</sub>	Input bias current	V <sub>0</sub> = 0	Full range			500	ΠA
VI	Input voltage range		25°C	± 12	± 13		V
		R <sub>L</sub> ≥3 kΩ	25°C	± 12	± 13		
V <sub>OM</sub>	Maximum peak output voltage swing	R <sub>L</sub> = 600 Ω	25°C	± 9.5	± 10		V
		$R_L \ge 2 k\Omega$	Full range	± 10			
V	Input voltage range	$V_{\Omega} = \pm 10 \text{ V}, \text{ R}_{1} = 2 \text{ k}\Omega$	25°C	20	300		V/mV
VI		$V_0 - \pm 10 V, R_L - 2 R_2$	Full range	15			V/IIIV
B <sub>OM</sub>	Maximum output-swing bandwidth	V <sub>OPP</sub> = 20 V, R <sub>L</sub> = 2 kΩ	25°C	24	32		kHz
B <sub>1</sub>	Unity-gain bandwidth		25°C		4		MHz
r <sub>i</sub>	Input resistance		25°C	0.3	1		MΩ
CMRR	Common-mode rejection ratio	V <sub>O</sub> = 0	25°C	80	100		dB
k <sub>SVS</sub>	Supply voltage sensitivity ( $\Delta V_{IO}/AV_{CC}$ )	V <sub>O</sub> = 0	25°C		10	75	μV/V
Vn	Equivalent input noise voltage (closed loop)	$A_{VD}$ = 100, R <sub>S</sub> = 1 kΩ, f = 20 Hz to 20 kHz	25°C		1.4	2	μV
l <sub>n</sub>	Equivalent input noise current	f = 20 Hz to 20 kHz	25°C		25		pА
			25°C		3.3	5.6	
I <sub>CC</sub>	Supply current (both amplifiers)	No load, No signal	0°C		4	6.6	mA
			70°C		3	5	
V <sub>0 1</sub> /V <sub>0 2</sub>	Crosstalk attenuation	A <sub>VD</sub> = 100, R <sub>S</sub> = 1 kΩ, f = 10 kHz	25°C		90		dB

(1) All characteristics are specified under open-loop operation, unless otherwise noted.

(2) Full range operating free-air temperature range is 0°C to 70°C.



## 4.3 Matching Characteristics

at V<sub>CC+</sub> = 15 V, V<sub>CC-</sub> = -15 V, T<sub>A</sub> =  $25^{\circ}$ C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	V <sub>O</sub> = 0		± 0.2		mV
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 0		± 7.5		nA
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 0		± 15		nA
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_0 = \pm 10 \text{ V}, \text{ R}_L = 2 \text{ k}\Omega$		± 1		dB

## 4.4 Operating Characteristics

 $V_{CC+} = 15 \text{ V}, V_{CC-} = -15 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER		MIN	TYP	MAX	UNIT		
t <sub>r</sub>	Rise time	1/ - 20 m/	P = 2kO	C <sub>1</sub> = 100 pF		80		μs
	Overshoot	v <sub>1</sub> – 20 mv,	R <sub>L</sub> = 2 kΩ,	CL - 100 pr		18%		
SR	Slew rate at unity gain	V <sub>I</sub> = 10 mV,	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 100 pF	1.5	2		V/µs



### **5 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 5.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **5.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 5.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 5.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 5.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision \* (June 1988) to Revision A (December 2024) Page

- Removed from Features: Designed to be Interchangeable with Raytheon RC4559......1

- Removed the minimum limit for the *unity-gain bandwidth* parameter in the *Electrical Characteristics* table......3

## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
RC4559D	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	0 to 70	RC4559
RC4559DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4559
RC4559DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4559
RC4559P	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	RC4559P
RC4559P.A	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	RC4559P

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are	e nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
RC4559DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
RC4559DR	SOIC	D	8	2500	353.0	353.0	32.0

## TEXAS INSTRUMENTS

www.ti.com

23-May-2025

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
RC4559P	Р	PDIP	8	50	506	13.97	11230	4.32
RC4559P.A	Р	PDIP	8	50	506	13.97	11230	4.32

# D0008A



## **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated