



Sample &

Buv







PCA9515B

SCPS232B - MARCH 2012 - REVISED MARCH 2016

# PCA9515B Dual Bidirectional I<sup>2</sup>C Bus and SMBus Repeater

## 1 Features

- Two-Channel Bidirectional Buffers
- I<sup>2</sup>C Bus and SMBus Compatible
- Support for I<sup>2</sup>C Standard Mode (100-kHz) and Fast Mode (400-kHz)
- Active-High Repeater-Enable Input
- Open-Drain I<sup>2</sup>C Input and Output
- 5.5-V Tolerant I<sup>2</sup>C Input and Output and Enable Input Support Mixed-Mode Signal Operation
- Lockup-Free Operation
- Accommodates Standard Mode, Fast Mode I<sup>2</sup>C Devices, and Multiple Masters
- Supports Arbitration and Clock Stretching Across Repeater
- Powered-Off High-Impedance I<sup>2</sup>C Pins
- Latch-Up Performance Exceeds 100-mA Per JESD 78, Class I
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Servers
- Routers (Telecom Switching Equipment)
- Industrial Equipment
- Products with Many I<sup>2</sup>C Slaves and Long PCB Traces

## 3 Description


The PCA9515B is a BiCMOS dual bidirectional buffer integrated circuit intended for I<sup>2</sup>C bus and SMBus applications. The device contains two identical bidirectional open-drain buffer circuits that enables I<sup>2</sup>C and similar bus systems to be extended (or add slaves) without degrading system performance. The dual bidirectional I<sup>2</sup>C buffer is operational at 2.3 V to 3.6 V V<sub>CC</sub>.

The PCA9515B buffers both the serial data (SDA) and serial clock (SCL) signals on the  $I^2C$  bus, while retaining all the operating modes and features of the  $I^2C$  system. The device allows two buses, of 400-pF bus capacitance, to be connected in an  $I^2C$  application.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
PCA9515B	VSSOP (8)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



2

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3		cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Timing Requirements 5
	6.7	Switching Characteristics 5
	6.8	Typical Characteristics 6
7	Para	ameter Measurement Information
8	Deta	ailed Description8
	8.1	Overview

	8.2	Functional Block Diagram	9
		Feature Description	
		Device Functional Modes1	
9	App	lication and Implementation1	1
	9.1	Application Information 1	1
	9.2	Typical Application 1	1
10	Pow	ver Supply Recommendations 1	2
11	Lay	out 1	3
	11.1	Layout Guidelines 1	3
		Layout Example 1	
12	Dev	ice and Documentation Support1	4
	12.1	Documentation Support 1	4
	12.2	Community Resources1	4
	12.3	Trademarks 1	4
	12.4	Electrostatic Discharge Caution 1	4
	12.5	Glossary 1	4
13	Мес	hanical, Packaging, and Orderable	
	Info	mation 1	4

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Deleted the ordering information. See POA at the end of the datasheet

#### Changes from Original (March 2012) to Revision A

XAS STRUMENTS

www.ti.com


~

Page

Page



## 5 Pin Configuration and Functions



NC - No internal connection

#### **Pin Functions**

PIN		1/0	DESCRIPTION		
NO.	NAME	I/O	DESCRIPTION		
1	NC	—	No internal connection		
2	SCL0	I/O	Serial clock bus 0		
3	SDA0	I/O	al data bus 0		
4	GND	—	oply ground		
5	EN	I	tive-high repeater enable input		
6	SDA1	I/O	Serial data bus 1		
7	SCL1	I/O	Serial clock bus 1		
8	V <sub>CC</sub>		Supply power		

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
VI	Enable input voltage <sup>(2)</sup>		-0.5	7	V
V <sub>I/O</sub>	I <sup>2</sup> C bus voltage <sup>(2)</sup>		-0.5	7	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

				VALUE	UNIT
	,	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V	(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2.3	3.6	V	
V <sub>IH</sub>	High lovel input veltage	SDA and SCL inputs	$0.7 \times V_{CC}$	5.5	V	
	High-level input voltage	EN input	2	5.5		
V <sub>IL</sub> <sup>(1)</sup>	Low-level input voltage SDA and SCL EN input	SDA and SCL inputs	-0.5	$0.3 \times V_{CC}$	V	
VIL		EN input	-0.5	0.8		
$V_{ILc}$ <sup>(1)</sup>	SDA and SCL low-level input voltage contention		-0.5	0.4	V	
	Level and a dead assessed	$V_{CC} = 2.3 V$		6	A	
IOL	Low-level output current V <sub>CC</sub> = 3 V			6	mA	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

(1)  $V_{IL}$  specification is for the EN input and the first low level seen by the SDAx and SCLx lines.  $V_{ILc}$  is for the second and subsequent low levels seen by the SDAx and SCLx lines.  $V_{ILc}$  must be at least 70 mV below  $V_{OL}$ .

#### 6.4 Thermal Information

		PCA9515B	
	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	170.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	62.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	9.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	90.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage		I <sub>I</sub> = -18 mA		2.3 V to 3.6 V	-1.2			V
V <sub>OL</sub>	Low-level output voltage	SDAx, SCLx	I <sub>OL</sub> = 20 μA or 6 mA		2.3 V to 3.6 V	0.47	0.52	0.6	V
V <sub>OL</sub> – V <sub>ILc</sub>	Low-level input voltage below low-level output voltage	SDAx, SCLx	guaranteed by design		2.3 V to 3.6 V		120		mV
I <sub>CC</sub>			Both channels hig	gh,	2.7 V		0.5	3	
			SDAx = SCLx = V	/ <sub>cc</sub>	3.6 V		0.5	3	
			Both channels low		2.7 V		1	4	
	Quiescent supply current		SDA0 = SCL0 = GND and SDA1 = SCL1 = open; or SDA0 = SCL0 = open and SDA1 = SCL1 = GND		3.6 V		1	4	mA
			In contention, SDAx = SCLx = GND		2.7 V		1	4	
		3.6 V				1	4		
		SDAx,	V <sub>I</sub> = 3.6 V		2.3 V to 3.6 V			±1	
		SCLx	V <sub>I</sub> = 0.2 V					3	
I <sub>I</sub>	Input current		$V_{I} = V_{CC}$		2.3 V 10 3.0 V			±1	μA
			V <sub>1</sub> = 0.2 V			-10		-20	
1	Lookogo ourront	SDAx,	V <sub>I</sub> = 3.6 V		0 V			0.5	
l <sub>off</sub>	Leakage current $V_1 = 0$	$V_I = GND$	$V_{I} = GND$ EN = L or H				0.5	μA	
I <sub>I(ramp)</sub>	Leakage current during power up	SDAx, SCLx	V <sub>I</sub> = 3.6 V	EN = L or H	0 V to 2.3 V			1	μA
		EN			3.3 V		7	9	
C <sub>in</sub>	Input capacitance	SDAx, SCLx	$V_1 = 3 V \text{ or GND}$	EN = H	3.3 V		7	9	pF

(1) All typical values are at nominal supply voltage (V<sub>CC</sub> = 2.5 V or 3.3 V) and T<sub>A</sub> = 25°C.

### 6.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		V <sub>cc</sub>	MIN	MAX	UNIT
t <sub>su</sub>	Setup time, EN↑ before Start condition	2.5 V ± 0.2 V	100		20
		$3.3 \text{ V} \pm 0.3 \text{ V}$	100		ns
t <sub>h</sub>	Hold time, EN↓ after Stop condition	2.5 V ± 0.2 V	130		
		3.3 V ± 0.3 V	100		ns

## 6.7 Switching Characteristics

over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	МАХ	UNIT	
		SDA0, SCL0 or SDA1, SCL1	SDA1, SCL1 or SDA0, SCL0	2.5 V ± 0.2 V	45	82	130		
t <sub>PZL</sub>	<b>Propagation dology time</b> $\binom{2}{2}$			3.3 V ± 0.3 V	45	68	120	ns	
	Propagation delay time <sup>(2)</sup> z			$2.5 \text{ V} \pm 0.2 \text{ V}$	33	113	190		
t <sub>PLZ</sub>				$3.3 \text{ V} \pm 0.3 \text{ V}$	33	102	180		
		80%	200/	$2.5 \text{ V} \pm 0.2 \text{ V}$		57			
t <sub>tHL</sub>	Output transition time <sup>(2)</sup>		80% 20%			58			
	(SDAx, SCLx)	20%	80%	2.5 V ± 0.2 V		148		ns	
t <sub>tLH</sub>		20%	00%	$3.3 \text{ V} \pm 0.3 \text{ V}$		147			


(1) All typical values are at nominal supply voltage ( $V_{CC} = 2.5 \text{ V or } 3.3 \text{ V}$ ) and  $T_A = 25^{\circ}\text{C}$ . (2) Different load resistance and capacitance alter the RC time constant, thereby changing the propagation delay and transition times.

PCA9515B SCPS232B – MARCH 2012 – REVISED MARCH 2016




www.ti.com

### 6.8 Typical Characteristics






#### 7 Parameter Measurement Information



TEST CIRCUIT FOR OPEN-DRAIN OUTPUT



#### VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- A. R<sub>T</sub> termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.
- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz,  $Z_0$  = 50  $\Omega$ , slew rate ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 3. Test Circuit and Voltage Waveforms



### 8 Detailed Description

#### 8.1 Overview

The PCA9515B is a BiCMOS dual bidirectional buffer integrated circuit intended for I<sup>2</sup>C bus and SMBus applications. The device contains two identical bidirectional open-drain buffer circuits that enables I<sup>2</sup>C and similar bus systems to be extended without degrading system performance. This device enables I<sup>2</sup>C and similar bus systems to be extended (and add more slaves) without degradation of performance. The dual bidirectional I<sup>2</sup>C buffer is operational at 2.3 V to 3.6 V V<sub>CC</sub>.

The PCA9515B buffers both the serial data (SDA) and serial clock (SCL) signals on the  $I^2C$  bus, while retaining all the operating modes and features of the  $I^2C$  system. The device allows two buses, of 400-pF bus capacitance, to be connected in an  $I^2C$  application.

The I<sup>2</sup>C bus capacitance limit of 400 pF restricts the number of slave devices and bus length. Using the PCA9515B, a system designer can capacitively isolate two halves of a bus, thus accommodating more I<sup>2</sup>C devices and longer trace lengths.

The PCA9515B has an active-high enable (EN) input with an internal pull-up. This allows users to select when the repeater is active and isolate malfunctioning slaves on power-up reset. States should never be changed during an I<sup>2</sup>C operation. Disabling during a bus operation will hang the bus and enabling part way through a bus cycle may confuse the I<sup>2</sup>C parts being enabled. The EN input should only change state when the global bus and the repeater port are in an idle state to prevent system failures.

The PCA9515B can also be used to operate two buses, one at 5 V interface levels and the other at 3.3 V interface levels. The buses may also function at 400-kHz or 100-kHz operating frequency. If the two buses are operating at different frequencies, the 100-kHz bus must be isolated if the operation of the 400-kHz bus is required. If the master is running at 400-kHz, the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.

The low level outputs for each internal buffer are approximately 0.5 V; however, the input voltage of each internal buffer must be 70 mV or more below the low level output when the output is driven low internally. This prevents a lockup condition from occurring when the input low condition is released.

Two or more PCA9515B devices cannot be used in series. Since there is no direction pin, different valid lowvoltage levels are used to avoid lockup conditions between the input and the output of each repeater. A valid low, applied at the input of a PCA9515B, is propagated as a buffered low with a higher value on the enabled outputs. When this buffered low is applied to another PCA9515B-type device in series, the second device does not recognize it as a valid low and does not propagate it as a buffered low.

The device contains a power-up control circuit that sets an internal latch to prevent the output circuits from becoming active until  $V_{CC}$  is at a valid level ( $V_{CC} = 2.3 \text{ V}$ ).

As with the standard I<sup>2</sup>C system, pullup resistors are required to provide the logic high levels on the buffered bus. The PCA9515B has standard open-collector configuration of the I<sup>2</sup>C bus. The size of the pullup resistors depend on the system; however, each side of the repeater must have a pullup resistor. The device is designed to work with Standard Mode and Fast Mode I<sup>2</sup>C devices in addition to SMBus devices. Standard Mode I<sup>2</sup>C devices only specify a 3 mA termination current in a generic I<sup>2</sup>C system where Standard Mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used.



#### 8.2 Functional Block Diagram




Figure 4. Logic Diagram (Poisitve Logic)

### 8.3 Feature Description

#### 8.3.1 Two-Channel Bidirectional Buffer

The PCA9515B is a two-channel bidirectional buffer for open-drain applications like I<sup>2</sup>C and SMBus.

#### 8.3.2 Bidirectional Voltage-Level Translation

The PCA9515B allows bidirectional voltage-level translation (up-translation and down-translation) between low voltages (down to 2.3 V) and higher voltages (up to 5.5 V).

#### 8.3.3 Active-High Enable Input

The PCA9515B has an active-high enable (EN) input with an internal pull-up to  $V_{CC}$ . The enable input needs to be pulled to GND to disable the PCA9515B and isolate the  $I^2C$  buses. Pulling-up the enable pin or floating the enable pin causes the PCA9515B to turn on and buffer the  $I^2C$  bus.

SCPS232B - MARCH 2012 - REVISED MARCH 2016



www.ti.com

### 8.4 Device Functional Modes

The PCA9515B has an active-high enable (EN) input with an internal pull-up to  $V_{CC}$ , which allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power-up reset. It should never change state during an  $I^2C$  operation, because disabling during a bus operation my hang the bus, and enabling part way through the bus cycles could confuse the  $I^2C$  parts being enabled. The EN input should only change state when the global bus and repeater port are in the idle state to prevent system failures. Table 1 lists the PCA9515B functions.

INPUT EN	FUNCTION
L	Outputs disabled
Н	SDA0 = SDA1, SCL0 = SCL1

Table 1. Function	Table
-------------------	-------



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The PCA9515B is typically used to buffer an  $I^2C$  signal, isolating capacitance from two sides of the bus. This allows for longer traces and cables, and a more robust  $I^2C$  communication. *Typical Application* section describes how the PCA9515B may be used to isolate a standard mode and fast mode  $I^2C$  bus, to allow for faster communications when required, but maintaining compatibility with the slower standard mode slave device.

It is critical to keep the V<sub>OL</sub> and V<sub>IL</sub> requirements in mind when designing with buffers, especially when using multiple buffers/translators on the same node. Care must be taken to not violate the V<sub>IL</sub> requirement of a buffer, otherwise I<sup>2</sup>C communication errors will occur. An example of this would be a buffer with a V<sub>OL</sub> of ~0.5 V, and a device requires a V<sub>IL</sub> of less than 0.4 V. Such a connection would result in the slave device being unable to recognize the output low signal as a valid low.

### 9.2 Typical Application

A typical application is shown in Figure 5. In this example, the system master is running on a  $3.3 \text{ V} \text{ I}^2\text{C}$  bus, while the slave is connected to a 5-V bus. Both buses run at 100 kHz, unless the slave bus is isolated. If the slave bus is isolated (by pulling the EN pin low), the master bus can run at 400 kHz. Master devices can be placed on either bus, the PCA9515B does not care which side the master is on. Decoupling capacitors are required, but are not shown in Figure 5 for simplicity.




Figure 5. Typical Application

#### 9.2.1 Design Requirements

Table 2 lists the design requirements.

PARAMETER	VALUE
Input-side I <sup>2</sup> C signal	3.3 V
Output-side I <sup>2</sup> C signal	5 V

#### PCA9515B

SCPS232B-MARCH 2012-REVISED MARCH 2016



www.ti.com


#### 9.2.2 Detailed Design Procedure

The PCA9515B is 5.5 V tolerant, so it does not require any additional circuitry to translate between the different bus voltages. When one side of the PCA9515B is pulled low by a device on the  $I^2C$  bus, a CMOS hysteresis-type input detects the falling edge and causes an internal driver on the other side to turn on, thus causing the other side also to go low. The side driven low by the PCA9515B typically is at  $V_{OL} = 0.5$  V.

Figure 6 and Figure 7 show the waveforms that are seen in a typical application. If the bus master in Figure 5 writes to the slave through the PCA9515B, Bus 0 has the waveform shown in Figure 6. The waveform looks like a normal I<sup>2</sup>C transmission until the falling edge of the eighth clock pulse. At that point, the master releases the data line (SDA) while the slave pulls it low through the PCA9515B. Because the V<sub>OL</sub> of the PCA9515B typically is around 0.5 V, a step in the SDA is seen. After the master has transmitted the ninth clock pulse, the slave releases the data line.

On the Bus 1 side of the PCA9515B, the clock and data lines have a positive offset from ground equal to the  $V_{OL}$  of the PCA9515B. After the eighth clock pulse, the data line is pulled to the  $V_{OL}$  of the slave device, which is very close to ground in the example.

#### 9.2.3 Application Curves



### **10 Power Supply Recommendations**

For V<sub>CC</sub>, a 2.3 V to 3.6 V power supply is required. Standard decoupling capacitors are recommended. These capacitors typically range from 0.1  $\mu$ F to 1  $\mu$ F, but the ideal capacitance depends on the amount of noise from the power supply.



## 11 Layout

### 11.1 Layout Guidelines

For printed circuit board (PCB) layout of the PCA9515B, common PCB layout practices should be followed. In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the V<sub>CC</sub> pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a small capacitor to filter out high-frequency ripple. These decoupling capacitors should be placed as close to the  $V_{CC}$  pin of PCA9515B as possible.

The layout example shown in Figure 8 shows a 4 layer board, which is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and one to power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to  $V_{CC}$  or GND and the via is connected electrically to the internal layer on the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board. This routing and via is not necessary if  $V_{CC}$  and GND are both full planes as opposed to the partial planes depicted.

### 11.2 Layout Example




Figure 8. Layout Schematic

Texas Instruments

www.ti.com

## **12 Device and Documentation Support**

#### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pullup Resistor Calculation, SLVA689
- Maximum Clock Frequency of I2C Bus Using Repeaters, SLVA695
- Introduction to Logic, SLVA700
- Understanding the I2C Bus, SLVA704

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
PCA9515BDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(7SE, 7SF)
PCA9515BDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(7SE, 7SF)

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9515BDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

25-Jul-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
PCA9515BDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0	

## **DGK0008A**



## **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



## DGK0008A

## **EXAMPLE BOARD LAYOUT**

## <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



## DGK0008A

## **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated