







SBOSA14A - APRIL 2023 - REVISED NOVEMBER 2023

# **OPA814 600-MHz, High-Precision, Unity-Gain Stable, FET-Input Operational Amplifier**

## 1 Features

TEXAS

INSTRUMENTS

- Wide bandwidth:
  - Gain-bandwidth product: 250 MHz
  - Bandwidth (G = 1 V/V): 600 MHz
  - Large-signal bandwidth (2 V<sub>PP</sub>): 200 MHz
  - Slew rate: 750 V/µs
- High precision:
  - Input offset voltage: 250 µV (maximum)
  - Input offset voltage drift: 3.5 µV/°C (maximum)
- Input voltage noise: 5.3 nV/√Hz ٠
- Input bias current: 2 pA
- Low distortion ( $R_I = 100 \Omega$ ,  $V_O = 2 V_{PP}$ ): HD2, HD3 at 10 MHz: -75 dBc, -85 dBc
- Supply range: 6 V to 12.6 V
- Supply current: 16 mA
- Performance upgrade to OPA656 ٠

# 2 Applications

- High-speed data acquisition (DAQ)
- Active probes ٠
- Oscilloscopes •
- **Optical communication modules** ٠
- Test and measurement front-ends ٠
- Medical and chemical analyzers
- Optical time-domain reflectometry (OTDR)

## **3 Description**

The OPA814 is a unity-gain stable, voltage-feedback operational amplifier for high-speed, high-precision, and wide-dynamic-range applications.

The OPA814 has a low-noise junction gate field-effect transistor (JFET) input stage that features a wide gain bandwidth of 250 MHz and a supply range from 6 V to 12.6 V. The fast slew rate of 750 V/µs allows a wide large-signal bandwidth and low distortion when used as high impedance buffer in high-speed digitizers, active probes, and other test and measurement applications.

The OPA814 offers extremely low input offset voltage of ±250 µV and offset voltage drift of ±3.5-µV/°C. The combination of picoamperes of input bias current and low input voltage noise (5.3 nV/ $\sqrt{Hz}$ ) makes the OPA814 an excellent wideband transimpedance amplifier in optical test and communication equipment, as well as medical and scientific instrumentation.

The OPA814 is available in an 8-pin SOIC package. This device is specified to operate over the industrial temperature range of -40°C to +85°C.

#### Package Information

PART NUMBER <sup>(1)</sup>	PACKAGE <sup>(2)</sup>	PACKAGE SIZE <sup>(3)</sup>		
	D (SOIC, 8)	4.9 mm × 6 mm		
OFA014	DBV (SOT-23, 5)	2.9 mm × 2.8 mm		

See the Device Comparison Table. (1)

- (2) For more information, see Section 11.
- (3) The package size (length × width) is a nominal value and includes pins, where applicable.



**High-Input-Impedance Digitizer Front End** 



Large-Signal Frequency Response

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1 Features	1
2 Applications	. 1
3 Description	1
4 Device Comparison Table	3
5 Pin Configuration and Functions	3
6 Specifications	. 4
6.1 Absolute Maximum Ratings	. 4
6.2 ESD Ratings	. 4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	4
6.5 Electrical Characteristics:	5
6.6 Typical Characteristics	7
7 Detailed Description	13
7.1 Overview	13
7.2 Functional Block Diagram	13
7.3 Feature Description	14
7.4 Device Functional Modes	15

8 Application and Implementation	16
8.1 Application Information	. 16
8.2 Typical Application	. 18
8.3 Power Supply Recommendations	20
8.4 Layout	. 20
9 Device and Documentation Support	22
9.1 Device Support	. 22
9.2 Documentation Support	. 22
9.3 Receiving Notification of Documentation Updates	22
9.4 Support Resources	. 22
9.5 Trademarks	22
9.6 Electrostatic Discharge Caution	22
9.7 Glossary	22
10 Revision History	. 23
11 Mechanical, Packaging, and Orderable	
Information	. 23



# **4 Device Comparison Table**

DEVICE	SUPPLY VOLTAGE (V)	GBW (MHz)	INPUT	SLEW RATE (V/µs)	VOLTAGE NOISE (nV/√Hz)	MINIMUM STABLE GAIN (V/V)
OPA814	±6.3	250	FET	750	5.3	1
OPA817	±6.3	400	FET	1000	4.5	1
OPA818	±6.5	2700	FET	1400	2.2	7
OPA656	±5	230	FET	290	7	1
OPA858	±2.5	5500	CMOS	2000	2.5	7
OPA859	±2.5	900	CMOS	1150	3.3	1
THS4631	±15	210	FET	1000	7	1

# **5** Pin Configuration and Functions



Figure 5-1. D Package, 8-Pin SOIC (Top View)



Figure 5-2. DBV Package, 5-Pin SOT-23 (Top View)

#### Table 5-1. Pin Functions

	PIN				
	N	0.	TYPE	DESCRIPTION	
NAME	D (SOIC)	DBV (SOT-23)			
IN–	2	4	Input	Inverting input	
IN+	3	3	Input	Noninverting input	
NC	1, 5, 8	—	—	No internal connection to the die.	
OUT	6	1	Output	Output of amplifier	
VS-	4	2	Power	Negative power supply	
VS+	7	5	Power	Positive power supply	



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Vs	Total supply voltage (V <sub>S+</sub> - V <sub>S-</sub> )		13	V
	dV <sub>S</sub> /dT for supply turn-on and turn-off <sup>(2)</sup>		1	V/µs
VI	Input voltage	V <sub>S-</sub>	V <sub>S+</sub>	V
V <sub>ID</sub>	Differential input voltage	V <sub>S-</sub>	V <sub>S+</sub>	V
Ц	Continuous input current <sup>(3)</sup>		±10	mA
Io	Continuous output current <sup>(4)</sup>		±30	mA
	Continuous power dissipation	See Thermal Info	rmation	
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Staying below this specification makes sure that the edge-triggered ESD absorption devices across the supply pins remain off.

(3) Continuous input current limit for the ESD diodes to supply pins.

(4) Long-term continuous current for electromigration limits.

## 6.2 ESD Ratings

			VALUE	UNIT
Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
V (ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{S+} - V_{S-}$	Total supply voltage	6	10	12.6	V
T <sub>A</sub>	Ambient temperature	-40	25	85	°C

### **6.4 Thermal Information**

		OPA		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DBV (SOT-23)	UNIT
		8 PINS	5 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	122.9	154	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	63.1	88.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	66.3	55.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	16.1	33.7	°C/W
Y <sub>JB</sub> Junction-to-board characterization parameter		65.5	55.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### **6.5 Electrical Characteristics:**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	FORMANCE					
		V <sub>OUT</sub> = 200 mV <sub>PP</sub> , G = 1 V/V		600		
SSBW	Small-signal bandwidth	V <sub>OUT</sub> = 200 mV <sub>PP</sub> , G = 2 V/V		250		MHz
		V <sub>OUT</sub> = 200 mV <sub>PP</sub> , G = 10 V/V		25		
	Gain-bandwidth product	G >= 10 V/V		250		MHz
		V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 1 V/V		200		
LSBW	Large-signal bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 2 V/V		165		MHz
		V <sub>OUT</sub> = 4 V <sub>PP</sub> , G = 1 V/V		110		
	Bandwidth for 0.1-dB flatness	V <sub>OUT</sub> = 2 V <sub>PP</sub>		70		MHz
	Peaking at G = 1 V/V	V <sub>OUT</sub> = 200 mV <sub>PP</sub>		0.6		dB
0.0	Oliverante	V <sub>OUT</sub> = 1-V step, G = 2 V/V		550		N //
SR	Siew rate	V <sub>OUT</sub> = 4-V step, G = 1 V/V		750		v/µs
		V <sub>OUT</sub> = 200-mV step, G = 1 V/V, 10%–90%		0.8		
t <sub>R</sub> , t <sub>F</sub>	Rise, fall time	V <sub>OUT</sub> = 200-mV step, G = 2 V/V, 10%–90%		1.3		ns
	Settling time to 0.1%	V <sub>OUT</sub> = 2-V step, G = 1 V/V		7		ns
	Settling time to 0.02%	V <sub>OUT</sub> = 2-V step, G = 2 V/V		16		ns
	Overshoot	V <sub>OUT</sub> = 2-V step		6		%
	Undershoot	V <sub>OUT</sub> = 2-V step		10		%
	Output overdrive recovery time	V <sub>IN</sub> = ±2.5 V, G = 2 V/V		30		ns
HD2	Second-order harmonic distortion	-119		-119		10
HD3	Third-order harmonic distortion	$-$ f = 1 MHz, $v_{OUT}$ = 2 $v_{PP}$ , $R_L$ = 1 k $\Omega$	-130			dBc
HD2	Second-order harmonic distortion		-75			10
HD3	Third-order harmonic distortion	$-$ f = 10 MHz, $v_{OUT}$ = 2 $v_{PP}$ , $R_L$ = 100 $\Omega$		-85		abc
e <sub>N</sub>	Input voltage noise	f > 100 kHz		5.3		nV/√Hz
	Voltage noise 1/f corner frequency			2		kHz
	Input current noise	f > 100 kHz		11		fA/√Hz
DC PER	FORMANCE					
		V <sub>O</sub> = ±0.5 V	75	80		10
AOL	Open-loop voltage gain	$V_{O} = \pm 0.5 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	70			dB
		SOIC		50	±250	
	have the former to ffer the state	SOIC, $T_A = -40^{\circ}C$ to $+85^{\circ}C$			±500	
VOS	Input-referred offset voltage	SOT-23		100	±350	μV
		SOT-23, $T_A = -40^{\circ}C$ to +85°C			±600	
	Input offset voltage drift <sup>(1)</sup>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		1	±3.5	µV/°C
				2	±20	
I <sup>B</sup>	Input bias current	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$			±1000	рА
	lumine affect annual t			1	±20	
'OS		$T_A = -40^{\circ}C$ to +85°C			±500	рА



## 6.5 Electrical Characteristics: (continued)

at  $T_A \cong 25^{\circ}$ C,  $V_S = \pm 5$  V, G = 1 V/V,  $R_F = 0 \Omega$ ,  $R_F = 250 \Omega$  for  $G \ge 2$  V/V,  $R_L = 100 \Omega$ , and input and output referenced to mid-supply (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
		CMRR > 77 dB	2.1	2.7		
		T <sub>A</sub> = -40°C to +85°C, CMRR > 77 dB	2			
	Most positive input voltage	CMRR > 53 dB	2.6	3.1		V
		$T_A = -40^{\circ}$ C to +85°C, CMRR > 53 dB	2.4			
CMIR		CMRR > 77 dB		-4.3	-3.9	V
		$T_A = -40^{\circ}C$ to +85°C, CMRR > 77 dB			-3.7	
	Most negative input voltage	CMRR > 53 dB		-4.4	-4	
		$T_A = -40^{\circ}C$ to +85°C, CMRR > 53 dB			-3.8	
CMDD		$V_{CM} = \pm 0.5 V$	84	100		dB
CMRR	Common-mode rejection ratio	$V_{CM} = \pm 0.5 \text{ V}, T_{A} = -40 \text{ to } +85^{\circ}\text{C}$	83			aв
	Input impedance common-mode			12    2.5		GΩ∥pF
	Input impedance differential mode			1000    0.2		GΩ∥pF
OUTPUT						
		No load	±3.7	±3.9		
	Voltage output swing	SOIC, R <sub>L</sub> = 100 Ω	±3.4	±3.7		V
		SOT-23, R <sub>L</sub> = 100 Ω	±3.35	±3.7		
		$T_A = -40$ °C to +85°C, R <sub>L</sub> = 100 Ω	±3.3			
		$V_{OUT}$ = ±1 V, $\Delta V_{OS}$ < 2 mV	52	70		
	(sourcing and sinking)	T <sub>A</sub> = -40 to +85°C, V <sub>OUT</sub> = ±1 V, ΔV <sub>OS</sub> < 3 mV	45			mA
	Short-circuit current			90		mA
Zo	Closed loop output Impedance	f = 100 kHz, G = 1 V/V		0.01		Ω
POWER	SUPPLY					
			15.3	16	16.7	
IQ	Quescent current	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	15.2		16.8	mA
		SOIC, V <sub>S+</sub> = 4.5 V to 5.5 V	79	100		
	Power-supply rejection ratio	SOIC, V <sub>S+</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = -40°C to +85°C	76			
PSRR+	(positive)	SOT-23, V <sub>S+</sub> = 4.5 V to 5.5 V	77	100		dB
		SOT-23, V <sub>S+</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = -40°C to +85°C	74			
		SOIC, $V_{S-}$ = -4.5 V to -5.5 V	79	100		
	Power-supply rejection ratio	SOIC, $V_{S-} = -4.5$ V to $-5.5$ V, T <sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C	76			
PSRR-	(negative)	SOT-23, $V_{S-}$ = -4.5 V to -5.5 V	77	100		аВ
		SOT-23, V <sub>S-</sub> = -4.5 V to -5.5 V, T <sub>A</sub> = -40°C to +85°C	74			

(1) Based on electrical characterization of 32 devices. Minimum and maximum values are not specified by final automated test equipment (ATE) nor by QA sample testing. Typical specifications are ±1 sigma.



## 6.6 Typical Characteristics

at  $T_A \cong 25^{\circ}C$ ,  $V_S = \pm 5 V$ , G = 1 V/V,  $R_F = 0 \Omega$ ,  $R_F = 250 \Omega$  for other gains,  $R_L = 100 \Omega$ , and input and output referenced to mid-supply (unless otherwise noted)



7













at  $T_A \cong 25^{\circ}$ C,  $V_S = \pm 5 V$ , G = 1 V/V,  $R_F = 0 \Omega$ ,  $R_F = 250 \Omega$  for other gains,  $R_L = 100 \Omega$ , and input and output referenced to mid-supply (unless otherwise noted)



Copyright © 2023 Texas Instruments Incorporated







# 7 Detailed Description

## 7.1 Overview

The OPA814 is a high-voltage, unity-gain-stable, 250-MHz gain bandwidth product (GBWP), voltage-feedback operational amplifier (op amp) featuring a 5.3-nV/ $\sqrt{Hz}$ , low-noise JFET input stage. The low offset voltage (250  $\mu$ V, maximum), offset voltage drift (3.5  $\mu$ V/°C, maximum), and unity gain bandwidth of 600 MHz makes this device an excellent choice for high input impedance, high-speed data acquisition front-ends. The high-voltage capability combined with the 750-V/ $\mu$ s slew rate enables applications needing wide output swings (9 V<sub>PP</sub> at V<sub>S</sub> = 12 V) for high-frequency signals such as those often found in medical instrumentation, optical front-ends, test, and measurement applications. The low-noise JFET input with picoamperes of bias current makes this device attractive in high-gain TIA applications, and in test and measurement front-ends.

The OPA814 is built using TI's proprietary high-voltage, high-speed, complementary bipolar SiGe process.

## 7.2 Functional Block Diagram

The OPA814 is a conventional voltage-feedback op amp with two high-impedance inputs and a low-impedance output. Figure 7-1 and Figure 7-2 show two standard amplifier configuration examples that are supported for this device. The reference voltage ( $V_{REF}$ ) level shifts the dc operating point for each configuration, which is typically set to mid-supply in single-supply operation.  $V_{REF}$  is typically set to ground in split-supply applications.



Figure 7-1. Noninverting Amplifier



Figure 7-2. Inverting Amplifier



## 7.3 Feature Description

### 7.3.1 Input and ESD Protection

The OPA814 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the *Absolute Maximum Ratings*. As Figure 7-3 shows, all device pins are protected with internal ESD protection diodes to the power supplies.

The diodes provide moderate protection to input overdrive voltages beyond the supplies as well. The protection diodes can typically support a 10-mA continuous current. Where higher currents are possible (for example, in systems with  $\pm$ 12-V power supplies driving into the OPA814), add current limiting series resistors in series with the two inputs to limit the current. Keep these resistor values as low as possible because high values degrade both noise performance and frequency response. There are no back-to-back ESD diodes between V<sub>IN+</sub> and V<sub>IN-</sub>. As a result, the differential input voltage between V<sub>IN+</sub> and V<sub>IN-</sub> is entirely absorbed by the V<sub>GS</sub> of the input JFET differential pair and must not exceed the voltage ratings shown in the *Absolute Maximum Ratings*.



Figure 7-3. Internal ESD Protection



#### 7.3.2 FET-Input Architecture With Wide Gain-Bandwidth Product

Figure 7-4 shows the open-loop gain and phase response of the OPA814. The GBWP of an op amp is measured in the 20-dB/decade constant slope region of the  $A_{OL}$  magnitude plot. The open-loop gain of 60 dB for the OPA814 is along this 20-dB/decade slope, and the corresponding frequency intercept is at 250 kHz. Converting 60 dB to linear units (1000 V/V) and multiplying the open-loop gain with the 250-kHz frequency intercept gives the GBWP of OPA814 as 250 MHz. As is inferred from the  $A_{OL}$  Bode plot, the second pole in the  $A_{OL}$  response occurs after  $A_{OL}$  magnitude drops to less than 0 dB (1 V/V). This occurrence results in a phase change of less than 180° at 0-dB  $A_{OL}$ , indicating that the amplifier is stable in a gain of 1 V/V. Amplifiers such as the OPA814 that are JFET input, low noise, and unity-gain stable can be used as high input-impedance buffers and gain stages with minimal degradation in SNR. The OPA814 has 600 MHz of SSBW in gain of 1-V/V configuration with approximately 65° of phase margin.

The low input offset voltage and offset voltage drift of the OPA814 make the device an excellent amplifier for high-precision, high input-impedance, wideband data-acquisition-system front-ends. Figure 8-2 shows that the system benefits from the low-noise JFET input stage with picoamperes of input bias current to achieve higher precision at the 1-M $\Omega$  input impedance setting, and higher SNR at the 50- $\Omega$  input impedance setting simultaneously in a typical data-acquisition front-end circuit.



### 7.4 Device Functional Modes

The OPA814 has a single functional mode and is operational when the power-supply voltage is greater than 6 V. The maximum power supply voltage for the OPA814 is 12.6 V ( $\pm$ 6.3 V). The OPA814 can be operated on both single and dual supplies.



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Wideband, High-Input Impedance DAQ Front-End

The OPA814 features a unique combination of high GBWP, low-input voltage noise, and the dc precision of a trimmed JFET-input stage to provide a high input impedance for a voltage-feedback amplifier. Figure 8-2 shows how the very high GBWP of 250 MHz and high large signal bandwidth of 200 MHz are used to either deliver wide signal bandwidths at high gains or to extend the achievable bandwidth or gain in typical high-speed, high-input-impedance data-acquisition front-end applications. To achieve the full performance of the OPA814, careful attention to the printed circuit board (PCB) layout and component selection is required, as discussed in the following sections of this data sheet. The OPA814 also features a wider supply range, thereby enabling a wider common-mode input range to support higher input-signal swings.

Figure 8-1 shows the noninverting gain of a +2-V/V circuit used as the basis for most of the *Typical Characteristics*. Most of the curves are characterized using signal sources with 50- $\Omega$  driving impedance, and with measurement equipment presenting a 50- $\Omega$  load impedance. As Figure 8-1 shows, the 49.9- $\Omega$  shunt resistor at the V<sub>IN</sub> terminal matches the source impedance of the test generator, while the 49.9- $\Omega$  series resistor at the V<sub>O</sub> terminal provides a matching resistor for the measurement equipment load. Generally, data-sheet voltage-swing specifications are at the output pin (V<sub>O</sub> in Figure 8-1); whereas, output power specifications are at the matched 50- $\Omega$  load. Figure 8-1 shows that the total 100- $\Omega$  load at the output combined with the 500- $\Omega$  total feedback network load presents the OPA814 with an effective output load of 83.3  $\Omega$  for the circuit.





Figure 8-2. High Input Impedance DAQ Front-End

and Test Circuit

Voltage-feedback operational amplifiers, unlike current-feedback amplifiers, use a wide range of resistor values to set the gain. As Figure 8-1 shows, the parallel combination of  $R_F \parallel R_G$  must always be kept to a lower value to retain a controlled frequency response for the noninverting voltage amplifier. In the noninverting configuration, the parallel combination of  $R_F \parallel R_G$  form a pole with the parasitic input capacitance at the inverting node of the OPA814 (including layout parasitic capacitance). For best performance, this pole must be at a frequency greater than the closed-loop bandwidth for the OPA814.



#### 8.1.2 Wideband, Transimpedance Design Using the OPA814

The OPA814 design is optimized for wideband, low-noise transimpedance applications with high GBWP, low input voltage, low current noise, and low input capacitance. The high-voltage capability allows greater flexibility of supply voltages along with wider output voltage swings. Figure 8-3 shows an example circuit of a typical photodiode amplifier circuit. Figure 8-3 shows that the photodiode is generally reverse biased in a TIA application, so that the photodiode current in the circuit flows into the op-amp feedback path. This polarity of the current results in an output voltage that reduces from V<sub>REF</sub> with increasing photodiode current. In this type of configuration, and depending on the application needs, V<sub>REF</sub> can be biased closer to V<sub>S+</sub> to achieve the desired output swing. Consider the common-mode input range when V<sub>REF</sub> bias is used so that the common-mode input voltage stays within the valid range of the OPA814.

The key design elements that determine the closed-loop bandwidth,  $f_{-3dB}$ , of the circuit are as follows:

- 1. The op amp GBWP
- 2. The transimpedance gain, R<sub>F</sub>
- 3. The total input capacitance, C<sub>TOT</sub>, that includes photodiode capacitance, input capacitance of the amplifier (common-mode and differential capacitance), and PCB parasitic capacitance



Figure 8-3. Wideband, Low-Noise, Transimpedance Amplifier

Equation 1 shows the relationship between the three key design elements for a Butterworth response.

$$f_{-3dB} = \sqrt{\frac{GBWP}{2 \times \pi \times R_F \times C_{TOT}}}$$
(1)

The feedback resistance ( $R_F$ ) and the total input capacitance ( $C_{TOT}$ ) form a zero in the noise gain, and results in instability if left uncompensated. To counteract the effect of the zero, a pole is inserted in the noise gain by adding the feedback capacitor ( $C_F$ ). The *Transimpedance Considerations for High-Speed Amplifiers* application report discusses theories and equations that show how to compensate a transimpedance amplifier for a particular gain and input capacitance. The bandwidth and compensation equations from the application report are available in a Microsoft Excel<sup>TM</sup> calculator. A link to the calculator is provided in *What You Need To Know About Transimpedance Amplifiers – Part 1*. The details of maximizing the dynamic range of TIA front-ends are provided in the *Maximizing the Dynamic Range of Analog TIA Front-End* application note.



## 8.2 Typical Application

#### 8.2.1 High-Input-Impedance, 180-MHz, Digitizer Front-End Amplifier

The OPA814 wide, large-signal bandwidth and high-slew rate along with high-input impedance make this device an excellent choice for data-acquisition systems. The trimmed dc precision of the OPA814 enables the device to be used directly as a front-end amplifier where low offset and offset voltage drift are required.



Figure 8-4. High-Input-Impedance, 180-MHz, Digitizer Front-End Amplifier

#### 8.2.1.1 Design Requirements

Table 8-1 lists the design requirements for a high-input-impedance, 180-MHz, digitizer front-end amplifier.

······································			
PARA	METER	VALUE	
Input impedance		1 MΩ or 50 Ω	
Input rango	1-MΩ setting	20 V <sub>PP</sub>	
Input lange	50-Ω setting	2 V <sub>PP</sub>	
Offset drift		3.5 μV/°C, maximum	
Noise at highest resolution (50- $\Omega$ Input)		90 µV <sub>RMS</sub>	

Table 8-1. Design Requirements

### 8.2.1.2 Detailed Design Procedure

The following bullets list the considerations for this design example:

- **Input Impedance**: The JFET-input stage of the OPA814 offers gigaohms of input impedance, and therefore enables the front-end to be terminated with a 1-M $\Omega$  resistor while achieving excellent precision. A 50- $\Omega$  resistance can also be switched in, offering matched termination for high-frequency signals. Thus, the OPA814 enables the designer to use both 1-M $\Omega$  and 50- $\Omega$  termination in the same signal chain.
- Noise: The total noise of the front-end amplifier is a function of the voltage and current noise of the OPA814, input termination, and the resistors thermal noise. However, in 50-Ω mode, the dominant noise source is contributed by the voltage noise of the OPA814 due to the presence of voltage noise across the complete bandwidth. Therefore, the total RMS noise of the front-end amplifier is approximately equal to the voltage noise of the Voltage noise noise of the Voltage noi

The specified input-referred voltage noise of the OPA814 is 5.3 nV/ $\sqrt{Hz}$ ; see also Section 6.5. The total integrated RMS noise at the input in a bandwidth of 180 MHz is given by the following equation:

$$E_{NRMS} = 5.3 \text{ nV} / \sqrt{\text{Hz}} \times \sqrt{(180 \text{ MHz} \times 1.57)} = 90 \mu V_{RMS}$$

(2)

The brickwall correction factor of 1.57 is applied, assuming the bandwidth is limited to 180 MHz with a single-pole RC filter before digitizing the signal with the ADC. Detailed calculations are found at TI Precision Labs – Op Amp Noise: Spectral Density.



Optimizing Overshoot: The OPA814 features an internal slew-boost circuit to deliver fast rise-time in applications that require high slew rates, such as when configured as a transimpedance amplifier. For applications where overshoot must be limited, limit the input slew rates by introducing a series resistance (R<sub>S</sub>); see also Figure 8-4. Resistor R<sub>S</sub> forms a low-pass filter with an input capacitance of approximately 2.5 pF at the noninverting pin of the OPA814, thus limiting the input slew rate to the amplifier. Figure 8-5 shows how limiting the input slew rate to the amplifier results in good overshoot performance. Figure 8-6 shows how this configuration achieves a small-signal and large-signal bandwidth of 180 MHz.

#### 8.2.1.3 Application Curves





### 8.3 Power Supply Recommendations

The OPA814 is intended to operate on supplies ranging from 6 V to 12.6 V. The OPA814 supports single-supply, split, balanced, and unbalanced bipolar supplies. When operating at supplies less than 8 V, consider the input common-mode range of the amplifier. Under these supply conditions, the common-mode must be biased appropriately for linear operation. Therefore, the limit to lower supply-voltage operation is the usable input voltage range for the JFET-input stage.

### 8.4 Layout

#### 8.4.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier like the OPA814 requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include the following:

- 1. Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability. On the noninverting input, parasitic capacitance can react with the source impedance to cause unintentional band-limiting. Ground and power metal planes act as one of the plates of a capacitor, while the signal trace metal acts as the other separated by PCB dielectric. To reduce this unwanted capacitance, minimize the routing of the feedback network. A plane cutout around and underneath the inverting input pin on all ground and power planes is recommended. Otherwise, make sure that ground and power planes are unbroken elsewhere on the board.
- 2. Minimize the distance (less than 0.25 inches) from the power-supply pins to high-frequency decoupling capacitors. Use high-quality, 100-pF to 0.1-μF, C0G- and NPO-type decoupling capacitors. These capacitors must have voltage ratings at least three times greater than the amplifiers maximum power supplies to provide a low-impedance path to the amplifiers power-supply pins across the amplifiers gain bandwidth specification. At the device pins, do not allow the ground and power plane layout to be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors, effective at lower frequencies, must be used on the supply pins. These larger capacitors can be placed further from the device and shared among several devices in the same area of the PCB.
- 3. Careful selection and placement of external components preserves the high-frequency performance of the OPA814. Use low-reactance resistors. Small form-factor, surface-mount resistors work best and allow a tighter overall layout. The output pin and inverting input pin are the most sensitive to parasitic capacitance; therefore, always position the feedback and series output resistor, if any, as close as possible to the inverting input and the output pin, respectively.

Place other network components, such as noninverting input termination resistors, close to the package. Even with a low parasitic capacitance at the noninverting input, high external resistor values can create significant time constants that can degrade performance. When the OPA814 is configured as a conventional voltage amplifier, keep the resistor values as low as possible and consistent with the load driving considerations. Decreasing the resistor values keeps the resistor noise terms low and minimizes the effect of the parasitic capacitance. However, lower resistor values increase the dynamic power consumption because  $R_F$  and  $R_G$  become part of the output load network of the amplifier.



#### 8.4.1.1 Thermal Considerations

The OPA814 does not require heat sinks or airflow in most applications. The maximum allowed junction temperature sets the maximum allowed internal power dissipation, as described in the following paragraph. Do not allow the maximum junction temperature to exceed 150°C.

The operating junction temperature (T<sub>J</sub>) is given by T<sub>A</sub> + P<sub>D</sub> × R<sub>θJA</sub>. The total internal power dissipation (P<sub>D</sub>) is the sum of quiescent power (P<sub>DQ</sub>), and additional power dissipated in the output stage (P<sub>DL</sub>) to deliver load power. Quiescent power is the specified no-load supply current times the total supply voltage across the part. P<sub>DL</sub> depends on the required output signal and load, but for a grounded resistive load, P<sub>DL</sub> is at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for balanced, bipolar supplies). Under this condition, P<sub>DL</sub> = V<sub>S</sub><sup>2</sup> / (4 × R<sub>L</sub>), where R<sub>L</sub> includes feedback network loading.

Be aware that the power in the output stage, and not into the load, determines internal power dissipation.

As a worst-case example, compute the maximum  $T_J$  using OPA814 in the circuit of Figure 8-1 operating at the maximum specified ambient temperature of +85°C and driving a grounded 100- $\Omega$  load.

$$P_{\rm D} = 10 \text{ V} \times 16 \text{ mA} + 5^2 / (4 \times (100 \ \Omega \parallel 500 \ \Omega)) \cong 235 \text{ mW}$$
(3)

Maximum 
$$T_J = +85^{\circ}C + (0.235 \text{ W} \times 122.9^{\circ}C/W) = 113.9^{\circ}C.$$
 (4)

All actual applications operate at a lower internal power and junction temperature.

#### 8.4.2 Layout Example



Figure 8-7. Layout Recommendation



## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Development Support

• Texas Instruments, Wide Bandwidth Optical Front-end Reference Design

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Transimpedance Considerations for High-Speed Amplifiers application report
- Texas Instruments, Optical Front-End System Reference Design
- Texas Instruments, Maximizing the Dynamic Range of Analog TIA Front-End technical brief
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 1
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 2
- Texas Instruments, Training Video: How to Design Transimpedance Amplifier Circuits
- Texas Instruments, Training Video: High-Speed Transimpedance Amplifier Design Flow

#### 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.5 Trademarks

Excel<sup>™</sup> is a trademark of Microsoft Corporation.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision * (April 2023) to Revision A (November 2023)	Page
•	Changed document status from mixed status to production data	1
•	Changed DBV package status from preview to active	1
•	Updated Package Information table to show package size instead of body size	1
•	Added specifications for offset voltage, output swing and PSRR for SOT-23 package in the <i>Electrical</i>	
	Characteristics table	<mark>5</mark>

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
OPA814DBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	OP814
OPA814DBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	OP814
OPA814DR	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA814
OPA814DR.B	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA814

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	*All dimensions are nominal												
	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	OPA814DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
	OPA814DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA814DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
OPA814DR	SOIC	D	8	3000	353.0	353.0	32.0

# **DBV0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# D0008A



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated