



3V Single-Supply 80MHz High-Speed Op Amp in SC70

FEATURES

- **HIGH BANDWIDTH:** 80MHz
- **HIGH SLEW RATE:** 55V/ μ s
- **EXCELLENT VIDEO PERFORMANCE**
 - **0.5dB GAIN FLATNESS:** 25MHz
 - **DIFFERENTIAL GAIN:** 0.3%
 - **DIFFERENTIAL PHASE:** 0.7°
- **INPUT RANGE INCLUDES GROUND**
- **RAIL-TO-RAIL OUTPUT**
- **SHUTDOWN CURRENT:** < 5 μ A
- **LOW QUIESCENT CURRENT:** 5.2mA
- **SINGLE-SUPPLY OPERATING RANGE:** +2.7V to +3.3V
- **MicroSIZE PACKAGE:** SC70-6

APPLICATIONS

- **DIGITAL STILL CAMERAS**
- **CAMERA PHONES**
- **DIGITAL MEDIA PLAYERS**
- **DIGITAL VIDEO CAMERAS**
- **SET-TOP-BOX VIDEO FILTERS**
- **OPTICAL POWER MONITORING**
- **TRANSIMPEDANCE AMPLIFIERS**
- **AUTOMATIC TEST EQUIPMENT**

DESCRIPTION

The high-speed OPA358 amplifier is optimized for 3V single-supply operation. The output typically swings within 5mV of GND with a 150 Ω load connected to GND. The input common-mode range includes GND and swings to within 1V of the positive power supply. The OPA358 offers excellent video performance: 0.5dB gain flatness is 25MHz, differential gain is 0.3%, and differential phase is 0.7°.

The OPA358 is optimized for supply voltages from +2.7V to +3.3V, with an operating range of +2.5V to +3.6V. Quiescent current is only 5.2mA per channel.

In shutdown mode, the quiescent current is reduced to < 5 μ A, dramatically reducing power consumption. This is especially important in battery-operated equipment such as digital still cameras (DSCs) or mobile phones with integrated cameras.

The OPA358 is available in SC70-6, the smallest package currently available for video applications.

OPA358 RELATED PRODUCTS

FEATURES	PRODUCT
G = 2, Internal Filter, Sag Correction, Shutdown, Video Amp	OPA360
100MHz GBW, RR I/O, Shutdown, CMOS Amp	OPA357
200MHz GBW, RR Out, Shutdown, CMOS Amp	OPA355
38MHz GBW, RR I/O, CMOS Amp	OPA350
> 200MHz, Shutdown, Video Buffer Amp, G = 2	OPA692
100MHz BW, Differential Input/Output, 3.3V Supply	THS412x



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA358	SC70-6	DCK	–40°C to +85°C	AUS	OPA358AIDCKT	Tape and Reel, 250
					OPA358AIDCKR	Tape and Reel, 3000

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾


Supply Voltage, V+ to V–	+3.6V
Signal Input Terminals, Voltage ⁽²⁾	(V–) –0.5V to (V+) + 0.5V
Signal Input Terminals, Current ⁽²⁾	±10mA
Output Short-Circuit ⁽³⁾	Continuous
Operating Temperature	–40°C to +85°C
Storage Temperature	–65°C to +150°C
Junction Temperature	+160°C
Lead Temperature (soldering, 10s)	+300°C
ESD Rating:	
Human Body Model (HBM)	4000V
Charged Device Model (CDM)	1500V
Machine Model (MM)	400V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.
- (3) Short-circuit to ground, one amplifier per package.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATIONS

(1) Pin 1 is determined by orienting the package marking as indicated in the diagram.

ELECTRICAL CHARACTERISTICS: $V_S = +2.7V$ to $+3.3V$ Single-Supply

Boldface limits apply over the specified temperature range, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.






All specifications at $T_A = +25^\circ\text{C}$, $R_L = 150\Omega$ connected to $V_S/2$, unless otherwise noted.

PARAMETER	CONDITIONS	OPA358			UNITS
		MIN	TYP	MAX	
OFFSET VOLTAGE					
Input Offset Voltage V_{OS}	$V_S = +3.3V$		± 2	± 6	mV
Over Temperature	Specified Temperature Range			± 15	mV
Drift	Specified Temperature Range		5		$\mu\text{V}/^\circ\text{C}$
vs. Power Supply	$V_S = +2.7V$ to $+3.3V$		± 80	± 350	$\mu\text{V}/V$
INPUT BIAS CURRENT					
Input Bias Current I_B			± 0.3	± 50	pA
Input Offset Current I_{OS}			± 1	± 50	pA
NOISE					
Input Voltage Noise Density e_n	$f = 1\text{MHz}$		6.4		$\text{nV}/\sqrt{\text{Hz}}$
INPUT VOLTAGE RANGE					
Common-Mode Voltage Range V_{CM}	$V_S = +3.3V$, $-0.1V < V_{CM} < 2.3V$	$(V-) - 0.1$		$(V+) - 1.0$	V
Common-Mode Rejection Ratio CMRR	Specified Temperature Range	60	80		dB
		60			dB
INPUT IMPEDANCE					
Differential			$10^{13} \parallel 1.5$		$\Omega \parallel \text{pF}$
Common-Mode			$10^{13} \parallel 1.5$		$\Omega \parallel \text{pF}$
OPEN-LOOP GAIN					
Open-Loop Voltage Gain A_{OL}	$V_S = +3.3V$, $0.1V < V_O < 3.1V$	84	92		dB
Over Temperature		See Typical Characteristics			
FREQUENCY RESPONSE					
Gain-Bandwidth Product GBW	$G = +10$, $R_L = 1\text{k}\Omega$		80		MHz
Bandwidth for 0.1dB Gain Flatness $f_{0.1\text{dB}}$	$G = +2$, $V_O = 100\text{mV}_{PP}$, $R_F = 560\Omega$		12		MHz
Bandwidth for 0.5dB Gain Flatness $f_{0.5\text{dB}}$	$G = +2$, $V_O = 100\text{mV}_{PP}$, $R_F = 560\Omega$		25		MHz
Slew Rate SR	$V_S = +3.3V$, $G = +2$, 2.5V Output Step		55		V/ μs
Settling Time to 0.1%	$G = 1$, $R_L = 150\Omega$		35		ns
Differential Gain Error	PAL, $R_L = 150\Omega$		0.3		%
Differential Phase Error	PAL, $R_L = 150\Omega$		0.7		°
OUTPUT					
Voltage Output Swing from Rail	$V_S = +3.3V$, $A_{OL} > 84\text{dB}$	$(V-) + 100$		$(V+) - 200$	mV
Over Temperature	$V_S = +3.3V$	$(V-) + 100$		$(V+) - 300$	mV
Output Current ⁽¹⁾ I_O	$V_S = +3.3V$, $V_{IN} = 0V$, $R_L = 150\Omega$ to GND		5		mV
Open-Loop Output Impedance	$V_S = +3.3V$, 0.5V from Supplies		± 50		mA
	$f = 1\text{MHz}$, $I_O = 0$		20		Ω
POWER SUPPLY					
Specified Voltage Range V_S		2.7		3.3	V
Minimum Operating Voltage Range			2.5 to 3.6		V
Quiescent Current I_Q	$V_S = +3.3V$, Enabled, $I_O = 0$		5.2	7.5	mA
	Specified Temperature Range			8.5	mA
ENABLE/SHUTDOWN FUNCTION					
Disabled (logic-LOW Threshold)		1.6		0.8	V
Enabled (logic-HIGH Threshold)					V
Enable Time			1.5		μs
Disable Time			50		ns
Shutdown Current	$V_S = +3.3V$, Disabled		2.5	5	μA
TEMPERATURE RANGE					
Specified Range		-40		+85	$^\circ\text{C}$
Operating Range		-40		+85	$^\circ\text{C}$
Storage Range		-65		+150	$^\circ\text{C}$
Thermal Resistance θ_{JA}			250		$^\circ\text{C}/W$
SC70					

(1) See typical characteristics chart, *Output Voltage Swing vs Output Current*.

TYPICAL CHARACTERISTICS

All specifications at $T_A = +25^\circ\text{C}$, $R_L = 150\Omega$ connected to $V_G/2$, unless otherwise noted.



DIFFERENTIAL GAIN







INP = C	A	SYNC = INT	MTIME = 1	LINE = 330
DG1	0.19	%1	-1	0
DG2	0.28	%	0	+1
DG3	0.30	%	0	0
DG4	0.30	%	0	0
DG5	0.28	%5	0	0
STEPS		ZOOM		SAVE
4	5	0	1	2
				RESULTS

DIFFERENTIAL PHASE

INP = C	A	SYNC = INT	MTIME = 1	LINE = 330
DP1	-0.13	dg1	-1	0
DP2	0.16	dg.	0	+1
DP3	0.47	dg.	0	0
DP4	0.66	dg.	0	0
DP5	0.69	dg5	0	0
STEPS		ZOOM		SAVE
4	5	0	1	2
				RESULTS



TYPICAL CHARACTERISTICS (continued)

All specifications at $T_A = +25^\circ\text{C}$, $R_L = 150\Omega$ connected to $V_S/2$, unless otherwise noted.



TYPICAL CHARACTERISTICS (continued)

All specifications at $T_A = +25^\circ\text{C}$, $R_L = 150\Omega$ connected to $V_S/2$, unless otherwise noted.



APPLICATIONS INFORMATION

OPERATING VOLTAGE

The OPA358 is fully specified from +2.7V to +3.3V over a temperature range of -40°C to $+85^{\circ}\text{C}$. Parameters that vary significantly with operating voltages or temperature are shown in the Typical Characteristics.

Power-supply pins should be bypassed with a 100nF ceramic capacitor.

INPUT VOLTAGE

The input common-mode range of the OPA358 extends from $(V-) - 0.1\text{V}$ to $(V+) - 1.0\text{V}$.

INPUT OVER-VOLTAGE PROTECTION

All OPA358 pins are static-protected with internal ESD protection diodes connected to the supplies. These diodes will provide input overdrive protection if the current is externally limited to 10mA.

RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output. For a 150Ω load, the output voltage swing is 100mV from the negative rail and 200mV from the positive rail when the load is connected to $V_S/2$. For lighter loads, the output swings significantly

closer to the supply rails while maintaining high open-loop gain. If the load is connected to ground, the OPA358 output typically swings to within 5mV of ground. See the typical characteristic curve, *Output Voltage Swing vs Output Current*.

ENABLE/SHUTDOWN

The OPA358 has a shutdown feature that disables the output and reduces the quiescent current to less than $5\mu\text{A}$. This feature is especially useful for portable video applications such as digital still cameras (DSCs) and camera phones, where the equipment is infrequently connected to a TV or other video device.

The Enable logic input voltage is referenced to the OPA358 GND pin. A logic level HIGH applied to the enable pin enables the op amp. A valid logic HIGH is defined as $\geq 1.6\text{V}$ above GND. A valid logic LOW is defined as $\leq 0.8\text{V}$ above GND. If the Enable pin is not connected, internal pull-up circuitry will enable the amplifier. Enable pin voltage levels are tested for a valid logic HIGH threshold of 1.6V minimum and a valid logic LOW threshold of 0.8V maximum.

The enable time is $1.5\mu\text{s}$ and the disable time is only 50ns. This allows the output of the OPA358 to be multiplexed onto a common output bus. When disabled, the output assumes a high-impedance state.




Figure 1. Typical Circuit Using the OPA358 in a Gain = 2 Configuration

VIDEO PERFORMANCE

Industry standard video test patterns include:

- Multiburst—packets of different test frequencies to check for basic frequency response.
- Multipulse—pulses modulated at different frequencies to test for comprehensive measurement of amplitude and group delay errors across the video baseband.
- Chrominance-to-luminance (CCIR17) — tests amplitude, phase and some distortion

Figure 2 shows the test circuits for Figure 3 through Figure 13 and Figure 16. (NOTE: 1 and 2 indicate measurement points corresponding to the waveforms labeled 1 and 2 in the figures.)




Figure 2. Test Circuits Used for Figure 3 through Figure 6

FREQUENCY RESPONSE OF THE OPA358

Frequency response measurements evaluate the ability of a video system to uniformly transfer signal components of different frequencies without affecting their respective

amplitudes. Figure 3 shows the multiburst test pattern; Figure 4 shows the multipulse. The top waveforms in these figures show the full test pattern. The middle and bottom waveforms are a more detailed view of the critical portion of the full waveform. The middle waveform represents the input signal from the video generator; the bottom waveform is the OPA358 output to the line.




Figure 3. Multiburst (CCIR 18) Test Pattern (PAL)




Figure 4. Multipulse Test Pattern (PAL)

Chrominance-to-luminance gain inequality (or relative chrominance level) is a change in the gain ratio of the chrominance and luminance components of a video signal, which are at different frequencies. A common test pattern is the pulse in test pattern CCIR 17, shown in Figure 5. As in Figure 3 and Figure 4, the top waveform shows the full test pattern. The middle and bottom waveforms are a more detailed view of the critical portion of the full waveform, with the middle waveform representing the input signal from the video generator and the bottom waveform being the OPA358 output to the line.




Figure 5. CCIR 17 Test Pattern (PAL)

Gain errors most commonly appear as attenuation or peaking of the chrominance information. This shows up in the picture as incorrect color saturation. Delay distortion will cause color smearing or bleeding, particularly at the edges of objects in the picture. It may also cause poor reproduction of sharp luminance transitions.

Figure 3 through Figure 5 show that the OPA358 causes no visible distortion or change in gain throughout the entire video frequency range.

OUTPUT SWING TO GND (SYNC PULSE)

Figure 6 shows the output swing capability of the OPA358 by driving the input with a sync level of 0V. The output of the OPA358 swings very close to 0V, typically to within less than 5mV with an 150Ω load connected to ground.

SAG CORRECTION

Sag correction provides excellent video performance with two small output coupling capacitors. It eliminates the traditional, large 220μF output capacitor. The traditional 220μF circuit (Figure 7a) creates a single low frequency pole (–3dB frequency) at 5Hz. If this capacitor is made much smaller, excessive phase shift in the critical 50Hz to

100Hz range produces *field tilt* which can interfere with proper recovery of synchronization signals in the television receiver.




Figure 6. OPA358 Output Swing with Input Sync Level at 0V

The OPA358 with sag correction (Figure 7b) creates an amplitude response peak in the 20Hz region. This small amount of peaking (a few tenths of a dB) provides compensation of the phase response in the critical 50Hz to 100Hz range, greatly reducing field tilt. Note that two significantly smaller and lower-cost capacitors are required.




Figure 7. Traditional Video Circuit vs OPA358 with Sag Correction

The output voltage swing for the circuit with sag correction (see Figure 7b) is a function of the coupling capacitor value. The value of the sag correction capacitor has only a minor influence. The smaller the coupling capacitor, the greater the output swing. Therefore, to accommodate the large signal swing with very small coupling capacitors (22μF and 33μF), a higher supply voltage might be needed.

DC-COUPLED OUTPUT

Due to the excellent swing to ground, the OPA358 can also be DC-coupled to a video load. As shown in Figure 8, this eliminates the need for AC-coupling capacitors at the output. This is especially important in portable video applications where board space is restricted.

The DC-coupled output configuration also shows the best video performance. There is no line or field tilt—allowing use of the lowest power supply. In this mode, the OPA358 will safely operate down to 2.5V with no clipping of the signal.

The disadvantage with DC-coupled output is that it uses somewhat higher supply current.

WIDEBAND VIDEO MULTIPLEXING

One common application for video amplifiers which include an enable pin is to wire multiple amplifier outputs together, then select which one of several possible video inputs to source onto a single line. This simple *Wired-OR Video Multiplexer* can be easily implemented using the OPA358, as shown in Figure 9.




Figure 8. DC-Coupled Input/DC-Coupled Output




Figure 9. Multiplexed Output

CAPACITIVE LOAD AND STABILITY

The OPA358 can drive a wide range of capacitive loads. However, all op amps under certain conditions may become unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. An op amp in unity-gain configuration is most susceptible to the effects of capacitive loading. The capacitive load reacts with the op amp output resistance, along with any additional load resistance, to create a pole in the small-signal response that degrades the phase margin.

One method of improving capacitive load drive in the unity-gain configuration is to insert a 10Ω to 20Ω resistor in series with the output, as shown in Figure 10. This significantly reduces ringing with large capacitive loads. However, if there is a resistive load in parallel with the capacitive load, R_S creates a voltage divider. This introduces a DC error at the output and slightly reduces output swing. This error may be insignificant. For instance, with $R_L = 10\text{k}\Omega$ and $R_S = 20\Omega$, there is only about a 0.2% error at the output.




Figure 10. Series Resistor in Unity-Gain Configuration Improves Capacitive Load Drive

WIDEBAND TRANSIMPEDANCE AMPLIFIER

Wide bandwidth, low input bias current, and low input voltage and current noise make the OPA358 an ideal wideband photodiode transimpedance amplifier for low-voltage single-supply applications. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in Figure 11, are the expected diode capacitance (including the parasitic input common-mode and differential-mode input capacitance $(1.5 + 1.5)\text{pF}$ for the OPA358), the desired transimpedance gain (R_F), and the Gain Bandwidth Product (GBW) for the OPA358 (80MHz). With these 3 variables set, the feedback capacitor value (C_F) may be set to control the frequency response.




Figure 11. Transimpedance Amplifier

To achieve a maximally flat 2nd-order Butterworth frequency response, the feedback pole should be set to:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{\text{GBW}}{4\pi R_F C_D}} \quad (1)$$

Typical surface-mount resistors have a parasitic capacitance of around 0.2pF that must be deducted from the calculated feedback capacitance value.

Bandwidth is calculated by:

$$f_{-3\text{dB}} = \sqrt{\frac{\text{GBW}}{2\pi R_F C_D}} \text{ Hz} \quad (2)$$

For even higher transimpedance bandwidth, the CMOS OPA380 (90MHz GBW), OPA355 (200MHz GBW), or the OPA655 (400MHz GBW) may be used.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA358AIDCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUS
OPA358AIDCKR.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUS
OPA358AIDCKRG4	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUS
OPA358AIDCKRG4.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUS
OPA358AIDCKT	Active	Production	SC70 (DCK) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUS
OPA358AIDCKT.A	Active	Production	SC70 (DCK) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUS

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA358AIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA358AIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
OPA358AIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA358AIDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
OPA358AIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
OPA358AIDCKT	SC70	DCK	6	250	203.0	203.0	35.0



SOT - 1.1 max height

Technical drawing of a connector housing, showing three views: front view, side view, and cross-section view.

Front View:

- Overall width: 2.4
- Pin 1 INDEX AREA
- Pin 1 height: 1.3
- Pin 2 height: 0.65
- Pin 3 height: 0.15
- Pin 4 height: 0.30
- Pin 5 height: 0.15
- Pin 6 height: 0.30
- Pin 7 height: 0.15
- Pin 8 height: 0.30
- Pin 9 height: 0.15
- Pin 10 height: 0.30
- Pin 11 height: 0.15
- Pin 12 height: 0.30
- Pin 13 height: 0.15
- Pin 14 height: 0.30
- Pin 15 height: 0.15
- Pin 16 height: 0.30
- Pin 17 height: 0.15
- Pin 18 height: 0.30
- Pin 19 height: 0.15
- Pin 20 height: 0.30
- Pin 21 height: 0.15
- Pin 22 height: 0.30
- Pin 23 height: 0.15
- Pin 24 height: 0.30
- Pin 25 height: 0.15
- Pin 26 height: 0.30
- Pin 27 height: 0.15
- Pin 28 height: 0.30
- Pin 29 height: 0.15
- Pin 30 height: 0.30
- Pin 31 height: 0.15
- Pin 32 height: 0.30
- Pin 33 height: 0.15
- Pin 34 height: 0.30
- Pin 35 height: 0.15
- Pin 36 height: 0.30
- Pin 37 height: 0.15
- Pin 38 height: 0.30
- Pin 39 height: 0.15
- Pin 40 height: 0.30
- Pin 41 height: 0.15
- Pin 42 height: 0.30
- Pin 43 height: 0.15
- Pin 44 height: 0.30
- Pin 45 height: 0.15
- Pin 46 height: 0.30
- Pin 47 height: 0.15
- Pin 48 height: 0.30
- Pin 49 height: 0.15
- Pin 50 height: 0.30
- Pin 51 height: 0.15
- Pin 52 height: 0.30
- Pin 53 height: 0.15
- Pin 54 height: 0.30
- Pin 55 height: 0.15
- Pin 56 height: 0.30
- Pin 57 height: 0.15
- Pin 58 height: 0.30
- Pin 59 height: 0.15
- Pin 60 height: 0.30
- Pin 61 height: 0.15
- Pin 62 height: 0.30
- Pin 63 height: 0.15
- Pin 64 height: 0.30
- Pin 65 height: 0.15
- Pin 66 height: 0.30
- Pin 67 height: 0.15
- Pin 68 height: 0.30
- Pin 69 height: 0.15
- Pin 70 height: 0.30
- Pin 71 height: 0.15
- Pin 72 height: 0.30
- Pin 73 height: 0.15
- Pin 74 height: 0.30
- Pin 75 height: 0.15
- Pin 76 height: 0.30
- Pin 77 height: 0.15
- Pin 78 height: 0.30
- Pin 79 height: 0.15
- Pin 80 height: 0.30
- Pin 81 height: 0.15
- Pin 82 height: 0.30
- Pin 83 height: 0.15
- Pin 84 height: 0.30
- Pin 85 height: 0.15
- Pin 86 height: 0.30
- Pin 87 height: 0.15
- Pin 88 height: 0.30
- Pin 89 height: 0.15
- Pin 90 height: 0.30
- Pin 91 height: 0.15
- Pin 92 height: 0.30
- Pin 93 height: 0.15
- Pin 94 height: 0.30
- Pin 95 height: 0.15
- Pin 96 height: 0.30
- Pin 97 height: 0.15
- Pin 98 height: 0.30
- Pin 99 height: 0.15
- Pin 100 height: 0.30

Side View:

- Overall width: 1.1
- Pin 1 height: 0.8
- Pin 2 height: 0.1
- Pin 3 height: 0.1
- Pin 4 height: 0.1
- Pin 5 height: 0.1
- Pin 6 height: 0.1
- Pin 7 height: 0.1
- Pin 8 height: 0.1
- Pin 9 height: 0.1
- Pin 10 height: 0.1
- Pin 11 height: 0.1
- Pin 12 height: 0.1
- Pin 13 height: 0.1
- Pin 14 height: 0.1
- Pin 15 height: 0.1
- Pin 16 height: 0.1
- Pin 17 height: 0.1
- Pin 18 height: 0.1
- Pin 19 height: 0.1
- Pin 20 height: 0.1
- Pin 21 height: 0.1
- Pin 22 height: 0.1
- Pin 23 height: 0.1
- Pin 24 height: 0.1
- Pin 25 height: 0.1
- Pin 26 height: 0.1
- Pin 27 height: 0.1
- Pin 28 height: 0.1
- Pin 29 height: 0.1
- Pin 30 height: 0.1
- Pin 31 height: 0.1
- Pin 32 height: 0.1
- Pin 33 height: 0.1
- Pin 34 height: 0.1
- Pin 35 height: 0.1
- Pin 36 height: 0.1
- Pin 37 height: 0.1
- Pin 38 height: 0.1
- Pin 39 height: 0.1
- Pin 40 height: 0.1
- Pin 41 height: 0.1
- Pin 42 height: 0.1
- Pin 43 height: 0.1
- Pin 44 height: 0.1
- Pin 45 height: 0.1
- Pin 46 height: 0.1
- Pin 47 height: 0.1
- Pin 48 height: 0.1
- Pin 49 height: 0.1
- Pin 50 height: 0.1
- Pin 51 height: 0.1
- Pin 52 height: 0.1
- Pin 53 height: 0.1
- Pin 54 height: 0.1
- Pin 55 height: 0.1
- Pin 56 height: 0.1
- Pin 57 height: 0.1
- Pin 58 height: 0.1
- Pin 59 height: 0.1
- Pin 60 height: 0.1
- Pin 61 height: 0.1
- Pin 62 height: 0.1
- Pin 63 height: 0.1
- Pin 64 height: 0.1
- Pin 65 height: 0.1
- Pin 66 height: 0.1
- Pin 67 height: 0.1
- Pin 68 height: 0.1
- Pin 69 height: 0.1
- Pin 70 height: 0.1
- Pin 71 height: 0.1
- Pin 72 height: 0.1
- Pin 73 height: 0.1
- Pin 74 height: 0.1
- Pin 75 height: 0.1
- Pin 76 height: 0.1
- Pin 77 height: 0.1
- Pin 78 height: 0.1
- Pin 79 height: 0.1
- Pin 80 height: 0.1
- Pin 81 height: 0.1
- Pin 82 height: 0.1
- Pin 83 height: 0.1
- Pin 84 height: 0.1
- Pin 85 height: 0.1
- Pin 86 height: 0.1
- Pin 87 height: 0.1
- Pin 88 height: 0.1
- Pin 89 height: 0.1
- Pin 90 height: 0.1
- Pin 91 height: 0.1
- Pin 92 height: 0.1
- Pin 93 height: 0.1
- Pin 94 height: 0.1
- Pin 95 height: 0.1
- Pin 96 height: 0.1
- Pin 97 height: 0.1
- Pin 98 height: 0.1
- Pin 99 height: 0.1
- Pin 100 height: 0.1

Cross-section View:

- Overall width: 0.15
- Pin 1 height: 0.22
- Pin 2 height: 0.08
- Pin 3 height: 0.08
- Pin 4 height: 0.08
- Pin 5 height: 0.08
- Pin 6 height: 0.08
- Pin 7 height: 0.08
- Pin 8 height: 0.08
- Pin 9 height: 0.08
- Pin 10 height: 0.08
- Pin 11 height: 0.08
- Pin 12 height: 0.08
- Pin 13 height: 0.08
- Pin 14 height: 0.08
- Pin 15 height: 0.08
- Pin 16 height: 0.08
- Pin 17 height: 0.08
- Pin 18 height: 0.08
- Pin 19 height: 0.08
- Pin 20 height: 0.08
- Pin 21 height: 0.08
- Pin 22 height: 0.08
- Pin 23 height: 0.08
- Pin 24 height: 0.08
- Pin 25 height: 0.08
- Pin 26 height: 0.08
- Pin 27 height: 0.08
- Pin 28 height: 0.08
- Pin 29 height: 0.08
- Pin 30 height: 0.08
- Pin 31 height: 0.08
- Pin 32 height: 0


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.

EXAMPLE BOARD LAYOUT


DCK0006A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X




SOLDER MASK DETAILS

4214835/D 11/2024

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 THICK STENCIL
 SCALE:18X

4214835/D 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated