

MSPM0Gx51x Mixed-Signal Microcontrollers With CAN-FD Interface

1 Features

- **Core**
 - Arm® 32-bit Cortex® M0+ CPU with memory protection unit, frequency up to 80MHz
- PSA-L1 Certification targeted
- **Operating characteristics**
 - Extended temperature: –40°C up to 125°C
 - Wide supply voltage range: 1.62V to 3.6V
- **Memories**
 - Up to 512KB of flash memory with error correction code (ECC)
 - Dual-bank with address swap for OTA updates
 - 16KB data flash bank with ECC protection
 - 128KB total SRAM
 - SRAM (Bank 0): 64KB SRAM with ECC protection or hardware parity, and retention down to STANDBY mode
 - SRAM (Bank 1): 64KB SRAM with retention down to STOP mode
- **High-performance analog peripherals**
 - Two simultaneous sampling 12-bit 4Msps analog-to-digital converters (ADC) with up to 27 external channels
 - 14-bit effective resolution at 250ksps with hardware averaging
 - Three high-speed comparators (COMP) with integrated 8-bit reference DACs
 - 32ns propagation delay in high-speed mode
 - Support low-power mode operation down to <math><1\mu\text{A}</math>
 - One 12-bit 1Msps digital-to-analog converter (DAC) with integrated output buffer
 - Programmable analog connections between ADC, COMP and DAC
 - Configurable 1.4V or 2.5V internal shared voltage reference (VREF)
 - Integrated temperature sensor
- **Optimized low-power modes**
 - RUN: 123 $\mu\text{A}/\text{MHz}$ (CoreMark)
 - SLEEP: 38 $\mu\text{A}/\text{MHz}$
 - STOP: 223 μA at 4MHz
 - STANDBY: 1.7 μA at 32kHz with RTC and SRAM Bank 0 and state retention
 - SHUTDOWN: 92nA with IO wake-up capability
- **Intelligent digital peripherals**
 - 12-channel DMA controller
 - Math accelerator supports DIV, SQRT, MAC and TRIG computations
 - Nine timers support up to 28 PWM channels
 - Two 16-bit general-purpose timers support QEI
 - Four 16-bit general-purpose timers support low-power operation in STANDBY mode
 - One 32-bit general-purpose timer
 - Two 16-bit advanced timers with deadband support and complimentary outputs up to 12 PWM channels
 - Two windowed watchdog timers (WWDT), one independent watchdog timer (IWDT)
 - RTC with alarm and calendar mode
- **Enhanced communication interfaces**
 - Seven UART interfaces
 - Two supporting LIN, IrDA, DALI, Smart Card, Manchester
 - Three supporting low-power operation in STANDBY mode
 - Three I²C interfaces supporting up to FM+ (1Mbit/s), SMBus/PMBus, and wakeup from STOP mode
 - Three SPI interfaces, with one supporting up to 32Mbits/s
 - Two Controller Area Network (CAN) interfaces support CAN 2.0 A or B and CAN-FD
- **Clock system**
 - Internal 4 to 32MHz oscillator (SYSOSC) with up to $\pm 1.2\%$ accuracy
 - Phase-locked loop (PLL) up to 80MHz
 - Internal 32kHz low-frequency oscillator (LFOSC) with $\pm 3\%$ accuracy
 - External 4 to 48MHz crystal oscillator (HFXT)
 - External 32kHz crystal oscillator (LFXT)
 - External clock input
- **Data integrity and encryption**
 - AES-128/256 accelerator with support for GCM/GMAC, CCM/CBC-MAC, CBC, CTR
 - Secure key storage for up to four AES keys
 - Flexible firewalls for protecting code and data
 - True random number generator (TRNG)
 - Cyclic redundancy checker (CRC-16, CRC-32)
- **Flexible I/O features**
 - Up to 94 GPIOs
 - Two 5V-tolerant open-drain IOs
 - Three high-drive IOs with 20mA drive strength
 - Four high-speed IOs
- **Development support**
 - 2-pin serial wire debug (SWD)
- **Package options**
 - 100-pin nFBGA (ZAW) (0.8mm pitch)
 - 100-pin LQFP (PZ) (0.5mm pitch)



- 80-pin LQFP (PN) (0.5mm pitch)
- 64-pin LQFP (PM) (0.5mm pitch)
- 48-pin LQFP (PT) (0.5mm pitch)
- 48-pin VQFN (RGZ) (0.5mm pitch)
- 42-pin DSBGA (YCJ) (0.35mm pitch) - Preview
- 32-pin VQFN (RHB) (0.5mm pitch)
- **Family members** (also see [Device Comparison](#))
 - MSPM0G1518: 256KB flash, 128KB RAM
 - MSPM0G1519: 512KB flash, 128KB RAM
 - MSPM0G3518: 256KB flash, 128KB RAM
 - MSPM0G3519: 512KB flash, 128KB RAM
- **Development kits and software** (also see [Tools and Software](#))
 - [LP-MSPM0G3519 LaunchPad™ development kit](#)
 - [MSPM0 Software Development Kit \(SDK\)](#)

2 Applications

- [Motor control](#)
- [Home appliances](#)
- [Uninterruptible power supplies and inverters](#)
- [Electronic point of sale systems](#)
- [Medical and healthcare](#)
- [Test and measurement](#)
- [Factory automation and control](#)
- [Industrial transport](#)
- [Grid infrastructure](#)
- [Smart metering](#)
- [Communication modules](#)
- [Lighting](#)

3 Description

MSPM0Gx51x microcontrollers (MCUs) are part of the MSP highly integrated, ultra-low-power 32-bit MCU family based on the enhanced Arm® Cortex®-M0+ 32-bit core platform, operating at up to 80MHz frequency. These MCUs offer a blend of cost optimization and design flexibility for applications requiring 256KB to 512KB of flash memory in small packages or high pin count packages (up to 100 pins). These devices include dual CAN-FD controllers, cybersecurity enablers, high performance integrated analog, and provide excellent low power performance across the operating temperature range.

The device has up to 512KB of embedded flash program memory with built-in error correction code (ECC) and up to 128KB SRAM (with ECC and parity protection for the first 64kB). The flash memory is organized into two main banks to support field firmware updates, with address swap support provided between the two main banks.

Flexible cybersecurity enablers can be used to support secure boot, secure in-field firmware updates, IP protection (execute-only memory), key storage, and more. Hardware acceleration is provided for a variety of AES symmetric cipher modes, as well as a TRNG entropy source. The cybersecurity architecture is pending Arm® PSA Level 1 certification.

A set of high performance analog modules is provided, such as two simultaneously sampling 12-bit, 4Msps ADCs supporting up to 27 external channels, on-chip voltage reference (1.4V or 2.5V), one 12-bit 1Msps DAC, and three comparators operable in low-power and high-speed modes with additional built-in 8-bit reference DACs .

The TI MSPM0 family of low-power MCUs consists of devices with varying degrees of analog and digital integration allowing for customers find the MCU that meets their project's needs. The MSPM0 MCU platform combines the Arm Cortex-M0+ platform with a holistic ultra-low-power system architecture, allowing system designers to increase performance while reducing energy consumption.

MSPM0Gx51x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get the design started quickly. Development kits include a [LaunchPad](#) available for purchase. TI also provides a free [MSPM0 Software Development Kit \(SDK\)](#), which is available as a component of [Code Composer Studio™ IDE](#) desktop and cloud version within the [TI Resource Explorer](#). MSPM0 MCUs are also supported by extensive online collateral, training with [MSP Academy](#), and online support through the [TI E2E™ support forums](#).

For complete module descriptions, see the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

CAUTION

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent electrical overstress or disturbing of data or code memory. See [MSP430™ System-Level ESD Considerations](#) for more information. The principles in this application note are applicable to MSPM0 MCUs.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
MSPM0G1518SZAWR	ZAW (nFBGA, 100)	9mm x 9mm
MSPM0G1519SZAWR		
MSPM0G3518SZAWR		
MSPM0G3519SZAWR		
MSPM0G1518SPZR	PZ (LQFP, 100)	16mm x 16mm
MSPM0G1519SPZR		
MSPM0G3518SPZR		
MSPM0G3519SPZR		
MSPM0G1518SPNR	PN (LQFP, 80)	14mm x 14mm
MSPM0G1519SPNR		
MSPM0G3518SPNR		
MSPM0G3519SPNR		
MSPM0G1518SPMR	PM (LQFP, 64)	12mm x 12mm
MSPM0G1518SPM		
MSPM0G1519SPMR		
MSPM0G3518SPMR		
MSPM0G3519SPMR		
MSPM0G1518SPTR	PT (LQFP, 48)	9mm x 9mm
MSPM0G1519SPTR		
MSPM0G3518SPTR		
MSPM0G3519SPTR		
MSPM0G1518SRGZR	RGZ (VQFN, 48)	7mm x 7mm
MSPM0G1519SRGZR		
MSPM0G3518SRGZR		
MSPM0G3519SRGZR		
MSPM0G1518S42YCJR	YCJ (DSBGA, 42)	2.841mm x 2.383mm
MSPM0G1519S42YCJR		
MSPM0G3518S42YCJR		
MSPM0G3519S42YCJR		

Device Information (continued)

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
MSPM0G1518SRHBR	RHB (VQFN, 32)	5mm x 5mm
MSPM0G1519SRHBR		
MSPM0G3518SRHBR		
MSPM0G3519SRHBR		

(1) For more information, see [Section 12](#).

(2) The package size (length x width) is a nominal value and includes pins, where applicable

4 Functional Block Diagram

MSPM0Gx51x Functional Block Diagram shows the MSPM0Gx51x functional block diagram.




Figure 4-1. MSPM0Gx51x Functional Block Diagram

Table of Contents

1 Features	1	8.10 SRAM.....	86
2 Applications	2	8.11 GPIO.....	86
3 Description	2	8.12 IOMUX.....	87
4 Functional Block Diagram	5	8.13 ADC.....	87
5 Device Comparison	7	8.14 Temperature Sensor.....	88
5.1 Device Comparison Chart.....	9	8.15 VREF.....	88
6 Pin Configuration and Functions	10	8.16 COMP.....	88
6.1 Pin Diagrams.....	10	8.17 DAC.....	90
6.2 Pin Attributes.....	17	8.18 Security.....	90
6.3 Signal Descriptions.....	37	8.19 TRNG.....	90
6.4 Connections for Unused Pins.....	53	8.20 AESADV.....	91
7 Specifications	54	8.21 Keystore.....	91
7.1 Absolute Maximum Ratings.....	54	8.22 CRC-P.....	91
7.2 ESD Ratings.....	54	8.23 MATHACL.....	91
7.3 Recommended Operating Conditions.....	54	8.24 UART.....	92
7.4 Thermal Information.....	55	8.25 I2C.....	92
7.5 Supply Current Characteristics.....	57	8.26 SPI.....	93
7.6 Power Supply Sequencing.....	58	8.27 CAN-FD.....	93
7.7 Flash Memory Characteristics.....	59	8.28 Low-Frequency Sub System (LFSS).....	93
7.8 Timing Characteristics.....	60	8.29 RTC_B.....	94
7.9 Clock Specifications.....	61	8.30 IWDT_B.....	95
7.10 Digital IO.....	64	8.31 WWDT.....	95
7.11 Analog Mux VBOOST.....	66	8.32 Timers (TIMx).....	95
7.12 ADC.....	66	8.33 Device Analog Connections.....	98
7.13 Temperature Sensor.....	68	8.34 Input/Output Diagrams.....	99
7.14 VREF.....	69	8.35 Serial Wire Debug Interface.....	100
7.15 Comparator (COMP).....	69	8.36 Boot Strap Loader (BSL).....	100
7.16 DAC.....	70	8.37 Device Factory Constants.....	100
7.17 I2C.....	71	8.38 Identification.....	101
7.18 SPI.....	72	9 Applications, Implementation, and Layout	103
7.19 UART.....	74	9.1 Typical Application.....	103
7.20 TIMx.....	75	10 Device and Documentation Support	104
7.21 TRNG.....	75	10.1 Getting Started and Next Steps.....	104
7.22 Emulation and Debug.....	75	10.2 Device Nomenclature.....	104
8 Detailed Description	76	10.3 Tools and Software.....	105
8.1 Functional Block Diagram.....	76	10.4 Documentation Support.....	106
8.2 CPU.....	77	10.5 Support Resources.....	106
8.3 Operating Modes.....	77	10.6 Trademarks.....	106
8.4 Power Management Unit (PMU).....	79	10.7 Electrostatic Discharge Caution.....	106
8.5 Clock Module (CKM).....	79	10.8 Glossary.....	106
8.6 DMA.....	80	11 Revision History	106
8.7 Events.....	81	12 Mechanical, Packaging, and Orderable Information	109
8.8 Memory.....	82	12.1 Tray Information.....	129
8.9 Flash Memory.....	86		

5 Device Comparison

The following table summarizes the features of each device that is described in this data sheet.

Table 5-1. Device Comparison Table

DEVICE NAME ^{(1) (4)}	FLASH / SRAM (KB)	QUAL ⁽²⁾	CAN	UART/I2C/SPI	ADC / CHAN	GPIO	PACKAGE ⁽³⁾
MSPM0G1518SZAWR	256 / 128	S	0	7 / 3 / 3	2 / 27	94	100 nFBGA (0.8mm pitch) [9mm x 9mm]
MSPM0G1519SZAWR	512 / 128	S	0	7 / 3 / 3	2 / 27	94	
MSPM0G3518SZAWR	256 / 128	S	2	7 / 3 / 3	2 / 27	94	
MSPM0G3519SZAWR	512 / 128	S	2	7 / 3 / 3	2 / 27	94	
MSPM0G1518SPZR	256 / 128	S	0	7 / 3 / 3	2 / 27	94	100 LQFP (0.5mm pitch) [16mm x 16mm]
MSPM0G1519SPZR	512 / 128	S	0	7 / 3 / 3	2 / 27	94	
MSPM0G3518SPZR	256 / 128	S	2	7 / 3 / 3	2 / 27	94	
MSPM0G3519SPZR	512 / 128	S	2	7 / 3 / 3	2 / 27	94	
MSPM0G1518SPNR	256 / 128	S	0	7 / 3 / 3	2 / 27	74	80 LQFP (0.5mm pitch) [14mm x 14mm]
MSPM0G1519SPNR	512 / 128	S	0	7 / 3 / 3	2 / 27	74	
MSPM0G3518SPNR	256 / 128	S	2	7 / 3 / 3	2 / 27	74	
MSPM0G3519SPNR	512 / 128	S	2	7 / 3 / 3	2 / 27	74	
MSPM0G1518SPMR	256 / 128	S	0	7 / 3 / 3	2 / 27	60	64 LQFP (0.5mm pitch) [12mm x 12mm]
MSPM0G1518SPM	256 / 128	S	0	7 / 3 / 3	2 / 27	60	
MSPM0G1519SPMR	512 / 128	S	0	7 / 3 / 3	2 / 27	60	
MSPM0G3518SPMR	256 / 128	S	2	7 / 3 / 3	2 / 27	60	
MSPM0G3519SPMR	512 / 128	S	2	7 / 3 / 3	2 / 27	60	
MSPM0G1518SPTR	256 / 128	S	0	6 / 3 / 2	2 / 21	44	48 LQFP (0.5mm pitch) [9mm x 9mm]
MSPM0G1519SPTR	512 / 128	S	0	6 / 3 / 2	2 / 21	44	
MSPM0G3518SPTR	256 / 128	S	1	6 / 3 / 2	2 / 21	44	
MSPM0G3519SPTR	512 / 128	S	1	6 / 3 / 2	2 / 21	44	
MSPM0G1518SRGZR	256 / 128	S	0	6 / 3 / 2	2 / 21	44	48 VQFN (0.5mm pitch) [7mm x 7mm]
MSPM0G1519SRGZR	512 / 128	S	0	6 / 3 / 2	2 / 21	44	
MSPM0G3518SRGZR	256 / 128	S	1	6 / 3 / 2	2 / 21	44	
MSPM0G3519SRGZR	512 / 128	S	1	6 / 3 / 2	2 / 21	44	

Table 5-1. Device Comparison Table (continued)

DEVICE NAME ^{(1) (4)}	FLASH / SRAM (KB)	QUAL ⁽²⁾	CAN	UART/I2C/SPI	ADC / CHAN	GPIO	PACKAGE ⁽³⁾
MSPM0G1518S42YCJR	256 / 128	S	0	6 / 3 / 2	2 / 20	38	42 DSBGA (0.35mm pitch) [2.841mm x 2.383mm]
MSPM0G1519S42YCJR	512 / 128	S	0	6 / 3 / 2	2 / 20	38	
MSPM0G3518S42YCJR	256 / 128	S	2	6 / 3 / 2	2 / 20	38	
MSPM0G3519S42YCJR	512 / 128	S	2	6 / 3 / 2	2 / 20	38	
MSPM0G1518SRHBR	256 / 128	S	0	5 / 3 / 2	2 / 16	28	32 VQFN (0.5mm pitch) [5mm x 5mm]
MSPM0G1519SRHBR	512 / 128	S	0	5 / 3 / 2	2 / 16	28	
MSPM0G3518SRHBR	256 / 128	S	1	5 / 3 / 2	2 / 16	28	
MSPM0G3519SRHBR	512 / 128	S	1	5 / 3 / 2	2 / 16	28	

(1) For the most current part, package, and ordering information for all available devices, see the *Package Option Addendum* in [Section 12](#), or see the [TI website](#).

(2) Device Qualifications:
• S = -40°C to 125°C

(3) The package size (length × width) is a nominal value and includes pins, where applicable. For the package dimensions with tolerances, see [Section 12](#).

(4) For more information about the device name, see [Section 10.2](#)

5.1 Device Comparison Chart




Figure 5-1. Device Comparison Chart

6 Pin Configuration and Functions

The [System Configuration tool](#) provides a graphical interface to enable, configurable, and generate initialization code for pin multiplexing and simplifying pin settings. The pin diagrams shown in the data sheet show the primary peripheral functions, some of the integrated device features, and available clock signals to simplify the device pinout.

For full descriptions of the pin functions, see the *Pin Attributes* and *Signal Descriptions* sections.

6.1 Pin Diagrams

For full pin configuration and functions for each package option, refer to [Pin Attributes](#) and [Signal Descriptions](#).




Figure 6-1. 100-pin ZAW (0.8mm) (nFBGA) Package Diagram (Ball Mount Facing Down View)




Figure 6-2. 100-pin PZ (0.5mm) (LQFP) Package Diagram




Figure 6-3. 80-pin PN (0.5mm) (LQFP) Package Diagram




Figure 6-4. 64-pin PM (0.5mm) (LQFP) Package Diagram




Figure 6-5. 48-pin PT (0.5mm) (LQFP) Package Diagram




Figure 6-6. 48-pin RGZ (0.5mm) (VQFN) Package Diagram




Figure 6-7. 42-pin YCJ (0.35mm) (DSBGA) Package Diagram (Ball Mount Facing Down View)




Figure 6-8. 32-pin RHB (0.5mm) (VQFN) Package Diagram

6.2 Pin Attributes

The following table describes the functions available on every pin for each device package.

Note

Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) that lets users configure the desired *Pin Function* using the PINCM.PF control bits.

Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) which allows users to configure the desired Pin Function using the PINCM.PF control bits. The IOMUX only supports connecting one IOMUX-managed digital function to the pin at the same time. The PINCM.PF and PINCM.PC in **IOMUX** are recommended to be set to 0 when non-IOMUX managed functions (such as analog connections) are intended to be used on a pin. However, non-IOMUX managed signals (such as analog inputs and WAKE inputs) can be enabled on a pin at the same time that an IOMUX managed digital function is enabled on the pin, provided there is no contention between the functions. In this case, the designer must verify that no contention exists between the functions enabled on each pin.

Table 6-1. Digital IO Features by IO Type

BUFFER TYPE	INVERSION CONTROL	DRIVE STRENGTH CONTROL	HYSTERESIS CONTROL	PULLUP RESISTOR	PULLDOWN RESISTOR	WAKEUP LOGIC
SDIO (standard drive)	Y			Y	Y	
SDIO (standard drive) with wake ⁽¹⁾	Y			Y	Y	Y
HDIO (High drive)	Y	Y		Y	Y	Y
HSIO (High speed)	Y	Y		Y	Y	

Table 6-1. Digital IO Features by IO Type (continued)

BUFFER TYPE	INVERSION CONTROL	DRIVE STRENGTH CONTROL	HYSTERESIS CONTROL	PULLUP RESISTOR	PULLDOWN RESISTOR	WAKEUP LOGIC
ODIO (5V-tolerant open drain)	Y		Y		Y	Y

- Standard with Wake allows the I/O to wake up the device from the lowest low-power mode of SHUTDOWN. All I/O can be configured to wakeup the MCU from higher low-power modes. See section *GPIO FastWake* in the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#). for details.

Table 6-2. Pin Attributes

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
3	B4	E2	4	4	38	6	6	NRST	NRST	(Non-IOMUX 1) 0	I	RESET
									WAKE	(Non-IOMUX 2) 0	I	
1	D3	F1	1	1	33	1	1	PA0 PINCM1 0x40428000	PA0	1	IO	ODIO (5V-tol)
									UART0_TX	2	O	
									I2C0_SDA	3	IOD	
									TIMA0_C0	4	IO	
									TIMA_FAL1	5	I	
									FCC_IN	6	I	
									TIMG8_C1	7	IO	
									TIMG12_C0	8	IO	
									TIMG0_C0	9	IO	
									UART5_RX	12	I	
									BLSLSDA	(Non-IOMUX 1) 0	IOD	
WAKE	(Non-IOMUX 2) 0	I										
2	C4	F2	2	2	34	2	2	PA1 PINCM2 0x40428004	PA1	1	IO	ODIO (5V-tol)
									UART0_RX	2	I	
									I2C0_SCL	3	IOD	
									TIMA0_C1	4	IO	
									TIMA_FAL2	5	I	
									TIMG8_IDX	6	I	
									TIMG8_C0	7	IO	
									TIMG12_C1	8	IO	
									TIMG0_C1	9	IO	
									SPI0_CS3	10	IO	
									UART5_TX	12	O	
									BLSL_SCL	(Non-IOMUX 1) 0	IOD	
									WAKE	(Non-IOMUX 2) 0	I	

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
6	A5	C1	8	8	42	10	15	PA2 PINCM7 0x40428018	PA2	1	IO	SDIO (standard)
									TIM8_C1	2	IO	
									SPI0_CS0	3	IO	
									TIM7_C1	4	IO	
									SPI1_CS0	5	IO	
									TIMA0_C3N	6	O	
									TIMA0_C2N	7	O	
									TIMA_FAL0	8	I	
									TIMA_FAL1	9	I	
									UART4_CTS	10	I	
									TIMA0_C0	11	IO	
									SPI2_POCI	12	IO	
									TIM9_C1	13	IO	
									ROSC	(Non-IOMUX 1) 0	A	
7	A6	B1	9	9	43	11	PA3 PINCM8 0x4042801c	PA3	1	IO	SDIO (standard)	
								TIM8_C0	2	IO		
								SPI0_CS1	3	IO		
								I2C1_SDA	4	IOD		
								TIMA0_C1	5	IO		
								COMP0_OUT	6	O		
								TIM9_C0	7	IO		
								TIMA0_C2	8	IO		
								UART7_CTS	9	I		
								UART1_TX	10	O		
								SPI0_CS3	11	IO		
								COMP1_OUT	12	O		
								TIM7_C0	13	IO		
								LFXIN	(Non-IOMUX 1) 0	A		
8	A7	A1	10	10	44	12	PA4 PINCM9 0x40428020	PA4	1	IO	SDIO (standard)	
								TIM8_C1	2	IO		
								SPI0_POCI	3	IO		
								I2C1_SCL	4	IOD		
								TIMA0_C1N	5	O		
								LFCLK_IN	6	I		
								TIM9_IDX	7	I		
								TIMA0_C3	8	IO		
								UART7_RTS	9	O		
								UART1_RX	10	I		
								SPI0_CS0	11	IO		
								SPI2_CS0	12	IO		
								TIM7_C1	13	IO		
								LFXOUT	(Non-IOMUX 1) 0	A		

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
9	A8	B2	11	11	45	13	18	PA5 PINCM10 0x40428024	PA5	1	IO	SDIO (standard)
									TIMG8_C0	2	IO	
									SPI0_PICO	3	IO	
									I2C1_SDA	4	IOD	
									TIMG0_C0	5	IO	
									FCC_IN	6	I	
									TIMG6_C0	7	IO	
									TIMA_FAL1	8	I	
									UART0_CTS	9	I	
									UART4_RTS	10	O	
									UART1_TX	11	O	
									SPI2_CS1	12	IO	
HFxin	(Non-IOMUX 1) 0	A										
10	A9	A2	12	12	46	14	19	PA6 PINCM11 0x40428028	PA6	1	IO	SDIO (standard)
									TIMG8_C1	2	IO	
									SPI0_SCK	3	IO	
									I2C1_SCL	4	IOD	
									TIMG0_C1	5	IO	
									HFCLK_IN	6	I	
									TIMG6_C1	7	IO	
									TIMA_FAL0	8	I	
									UART0_RTS	9	O	
									TIMA0_C2N	10	O	
									UART1_RX	11	I	
									SPI2_CS2	12	IO	
HFxOUT	(Non-IOMUX 1) 0	A										
11	B7	D2	13	13	49	17	22	PA7 PINCM14 0x40428034	PA7	1	IO	SDIO (standard)
									COMP0_OUT	2	O	
									CLK_OUT	3	O	
									TIMG8_C0	4	IO	
									TIMA0_C2	5	IO	
									TIMG8_IDX	6	I	
									TIMG7_C1	7	IO	
									TIMA0_C1	8	IO	
									SPI0_CS2	9	IO	
									FCC_IN	10	I	
									SPI0_POCI	11	IO	

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
12	D10		16	16	54	22	27	PA8 PINCM19 0x40428048	PA8	1	IO	SDIO (standard)
									UART1_TX	2	O	
									SPI0_CS0	3	IO	
									I2C0_SDA	4	IOD	
									TIMA0_C0	5	IO	
									TIMA_FAL2	6	I	
									TIMA_FAL0	7	I	
									SPI0_CS3	8	IO	
									TIMG14_C2	9	I	
									HFCLK_IN	10	I	
									UART0_RTS	11	O	
									TIMA1_C0N	12	O	
13	C9	B3	17	17	55	23	28	PA9 PINCM20 0x4042804c	PA9	1	IO	HSIO (High-speed)
									UART1_RX	2	I	
									SPI0_PICO	3	IO	
									I2C0_SCL	4	IOD	
									TIMA0_C0N	5	O	
									CLK_OUT	6	O	
									TIMA0_C1	7	IO	
									RTC_OUT	8	O	
									TIMG14_C3	9	I	
									UART4_RTS	10	O	
									UART0_CTS	11	I	
									TIMA1_C1N	12	O	
14	E7	A3	18	18	56	28	33	PA10 PINCM21 0x40428050	PA10	1	IO	HDIO (high-drive)
									UART0_TX	2	O	
									SPI0_POCI	3	IO	
									I2C0_SDA	4	IOD	
									TIMA0_C2	5	IO	
									CLK_OUT	6	O	
									TIMG0_C0	7	IO	
									I2C1_SDA	8	IOD	
									TIMG12_C0	9	IO	
									TIMA_FAL1	10	I	
									TIMA1_C0	11	IO	
									SPI2_SCK	12	IO	
									BSLTX	(Non-IOMUX 1) 0	O	
									WAKE	(Non-IOMUX 2) 0	I	

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
15	E9	A4	19	19	57	29	34	PA11 PINCM22 0x40428054	PA11	1	IO	HDIO (high-drive)
									UART0_RX	2	I	
									SPI0_SCK	3	IO	
									I2C0_SCL	4	IOD	
									TIMA0_C2N	5	O	
									COMP0_OUT	6	O	
									TIMG0_C1	7	IO	
									I2C1_SCL	8	IOD	
									TIMG12_C1	9	IO	
									TIMA_FAL0	10	I	
									TIMA1_C1	11	IO	
									BSLRX	(Non-IOMUX 1) 0	I	
WAKE	(Non-IOMUX 2) 0	I										
16	J10	A5	27	27	5	41	51	PA12 PINCM34 0x40428084	PA12	1	IO	HSIO (High-speed)
									UART3_CTS	2	I	
									SPI0_SCK	3	IO	
									COMP0_OUT	4	O	
									TIMA0_C3	5	IO	
									FCC_IN	6	I	
									TIMG0_C0	7	IO	
									SPI1_CS1	8	IO	
									SPI0_CS1	9	IO	
									UART7_CTS	10	I	
									UART1_CTS	11	I	
									CAN0_TX	12	O	
A0_8	(Non-IOMUX 1) 0	A										
17	K10	A6	28	28	6	42	52	PA13 PINCM35 0x40428088	PA13	1	IO	HSIO (High-speed)
									UART3_RTS	2	O	
									SPI0_POCI	3	IO	
									UART3_RX	4	I	
									TIMA0_C3N	5	O	
									RTC_OUT	6	O	
									TIMG0_C1	7	IO	
									SPI1_CS0	8	IO	
									SPI0_CS3	9	IO	
									UART7_TX	10	O	
									UART1_RTS	11	O	
									CAN0_RX	12	I	
A0_9	(Non-IOMUX 1) 0	A										
COMP0_IN2-	(Non-IOMUX 2) 0	A										

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
18	K8	B5	29	29	7	43	53	PA14 PINCM36 0x4042808c	PA14	1	IO	HSIO (High-speed)
									UART0_CTS	2	I	
									SPI0_PICO	3	IO	
									UART3_TX	4	O	
									TIMG12_C0	5	IO	
									CLK_OUT	6	O	
									TIMG12_C1	7	IO	
									SPI1_CS2	8	IO	
									SPI0_CS2	9	IO	
									UART7_RX	10	I	
									A0_12	(Non-IOMUX 1) 0	A	
COMP0_IN2+	(Non-IOMUX 2) 0	A										
19	K7	B6	30	30	8	44	54	PA15 PINCM37 0x40428090	PA15	1	IO	SDIO (standard)
									UART0_RTS	2	O	
									SPI1_CS2	3	IO	
									I2C1_SCL	4	IOD	
									TIMA0_C2	5	IO	
									I2C2_SCL	6	IOD	
									TIMG8_IDX	7	I	
									TIMG12_C0	8	IO	
									TIMA1_C0N	9	O	
									UART7_RTS	10	O	
									TIMA1_C0	11	IO	
A1_0	(Non-IOMUX 1) 0	A										
DAC_OUT	(Non-IOMUX 2) 0	O										
COMP0_IN3+	(Non-IOMUX 3) 0	A										
COMP1_IN3+	(Non-IOMUX 4) 0	A										
20	H7	C5	31	31	9	45	55	PA16 PINCM38 0x40428094	PA16	1	IO	SDIO (standard)
									COMP0_OUT	2	O	
									SPI1_POCI	3	IO	
									I2C1_SDA	4	IOD	
									TIMA0_C2N	5	O	
									I2C2_SDA	6	IOD	
									FCC_IN	7	I	
									TIMG12_C1	8	IO	
									COMP2_OUT	9	O	
									UART7_CTS	10	I	
									TIMA1_C1	11	IO	
TIMA1_C1N	12	O										
A1_1	(Non-IOMUX 1) 0	A										

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
21	K4	D4	32	32	10	54	69	PA17 PINCM39 0x40428098	PA17	1	IO	SDIO (standard with wake)
									UART1_TX	2	O	
									SPI1_SCK	3	IO	
									I2C1_SCL	4	IOD	
									TIMA0_C3	5	IO	
									TIMG8_C0	7	IO	
									TIMG12_C0	8	IO	
									SPI0_CS1	9	IO	
									TIMA1_C0	10	IO	
									TIMG7_C0	11	IO	
									WAKE	(Non-IOMUX 1) 0	I	
A1_2	(Non-IOMUX 2) 0	A										
COMP0_IN1-	(Non-IOMUX 3) 0	A										
22	K3	E5	33	33	11	55	70	PA18 PINCM40 0x4042809c	PA18	1	IO	SDIO (standard with wake)
									UART1_RX	2	I	
									SPI1_PICO	3	IO	
									I2C1_SDA	4	IOD	
									TIMA0_C3N	5	O	
									TIMG8_C1	7	IO	
									TIMG12_C1	8	IO	
									SPI0_CS0	9	IO	
									TIMA1_C1	10	IO	
									TIMG7_C1	11	IO	
									BSL_invoke	(Non-IOMUX 1) 0	I	
WAKE	(Non-IOMUX 2) 0	I										
A1_3	(Non-IOMUX 3) 0	A										
COMP0_IN1+	(Non-IOMUX 4) 0	A										
23	J4	E6	34	34	12	56	71	PA19 PINCM41 0x404280a0	PA19	1	IO	SDIO (standard)
									SWDIO	2	IO	
									SPI1_POCI	3	IO	
									I2C1_SDA	4	IOD	
									TIMA0_C2	5	IO	
									TIMG0_C0	6	IO	
A0_13	(Non-IOMUX 1) 0	A										
24	J3	F6	35	35	13	57	72	PA20 PINCM42 0x404280a4	PA20	1	IO	SDIO (standard)
									SWCLK	2	I	
									SPI1_SCK	3	IO	
									I2C1_SCL	4	IOD	
									TIMA0_C2N	5	O	
									TIMG0_C1	6	IO	
A0_14	(Non-IOMUX 1) 0	A										

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
25	J2	G5	39	39	17	61	76	PA21 PINCM46 0x404280b4	PA21	1	IO	SDIO (standard)
									UART7_TX	2	O	
									SPI0_CS3	3	IO	
									UART1_CTS	4	I	
									TIMA0_C0	5	IO	
									SPI1_CS1	7	IO	
									UART7_CTS	8	I	
									UART4_RTS	9	O	
									TIMG8_C0	10	IO	
									TIMG6_C0	11	IO	
									A1_7	(Non-IOMUX 1) 0	A	
									COMP2_IN1-	(Non-IOMUX 2) 0	A	
VREF-	(Non-IOMUX 3) 0	A										
26	H2	F5	40	40	18	62	77	PA22 PINCM47 0x404280b8	PA22	1	IO	SDIO (standard)
									UART7_RX	2	I	
									SPI0_CS2	3	IO	
									UART1_RTS	4	O	
									TIMA0_C0N	5	O	
									TIMA0_C1	7	IO	
									CLK_OUT	8	O	
									I2C0_SCL	9	IOD	
									TIMG8_C1	10	IO	
									TIMG6_C1	12	IO	
A0_7	(Non-IOMUX 1) 0	A										
27	E1	G4	43	43	24	72	92	PA23 PINCM53 0x404280d0	PA23	1	IO	SDIO (standard)
									UART7_TX	2	O	
									SPI0_CS3	3	IO	
									I2C2_SCL	4	IOD	
									TIMA0_C3	5	IO	
									TIMG8_C0	6	IO	
									UART3_CTS	8	I	
									TIMG0_C0	9	IO	
									SPI1_CS1	10	IO	
									TIMG7_C0	11	IO	
									A1_12	(Non-IOMUX 1) 0	A	
									COMP1_IN1-	(Non-IOMUX 2) 0	A	
VREF+	(Non-IOMUX 3) 0	A										

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
28	E2	F4	44	44	25	73	93	PA24 PINCM54 0x404280d4	PA24	1	IO	SDIO (standard)
									UART7_RX	2	I	
									SPI0_CS2	3	IO	
									I2C2_SDA	4	IOD	
									TIMA0_C3N	5	O	
									TIMG8_C1	6	IO	
									TIMA1_C1	7	IO	
									UART3_RTS	8	O	
									TIMG0_C1	9	IO	
									SPI1_CS2	10	IO	
									TIMG7_C1	11	IO	
A0_3	(Non-IOMUX 1) 0	A										
29	D1	F3	45	45	26	74	94	PA25 PINCM55 0x404280d8	PA25	1	IO	SDIO (standard)
									UART3_RX	2	I	
									SPI1_CS3	3	IO	
									TIMG12_C1	4	IO	
									TIMA0_C3	5	IO	
									TIMA0_C1N	6	O	
									COMP0_OUT	7	O	
									UART7_CTS	8	I	
									UART3_TX	9	O	
A0_2	(Non-IOMUX 1) 0	A										
30	C2	G3	46	46	30	78	98	PA26 PINCM59 0x404280e8	PA26	1	IO	SDIO (standard)
									UART3_TX	2	O	
									SPI1_CS0	3	IO	
									TIMG8_C0	4	IO	
									TIMA_FAL0	5	I	
									TIMA0_C3N	6	O	
									UART7_RTS	8	O	
									UART3_RX	9	I	
									CAN0_TX	10	O	
									TIMG7_C0	11	IO	
									A0_1	(Non-IOMUX 1) 0	A	
COMP0_IN0+	(Non-IOMUX 2) 0	A										
31	B2	G2	47	47	31	79	99	PA27 PINCM60 0x404280ec	PA27	1	IO	SDIO (standard)
									UART3_RX	2	I	
									SPI1_CS1	3	IO	
									TIMG8_C1	4	IO	
									TIMA_FAL2	5	I	
									CLK_OUT	6	O	
									RTC_OUT	8	O	
									COMP0_OUT	9	O	
									CAN0_RX	10	I	
									TIMG7_C1	11	IO	
									A0_0	(Non-IOMUX 1) 0	A	
COMP0_IN0-	(Non-IOMUX 2) 0	A										

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
C3	3	3	35	3	3	3	PA28 PINCM3 0x40428008	PA28	1	IO	HDIO (high-drive)	
								UART0_TX	2	O		
								I2C0_SDA	3	IOD		
								TIMA0_C3	4	IO		
								TIMA_FAL0	5	I		
								TIMA0_C1	7	IO		
								TIMA1_C0	9	IO		
								TIMG14_C2	10	I		
								TIMG7_C0	11	IO		
								UART5_CTS	12	I		
								WAKE	(Non-IOMUX 1) 0	I		
B3	36	4	4	4	PA29 PINCM4 0x4042800c	PA29	1	IO	SDIO (standard)			
						I2C1_SCL	2	IOD				
						UART7_RTS	3	O				
						TIMG8_C0	4	IO				
						I2C2_SCL	6	IOD				
						UART0_CTS	7	I				
						SPI0_CS3	8	IO				
						TIMG6_C0	9	IO				
						TIMG14_C3	10	I				
						TIMG14_C0	11	I				
						UART5_RTS	12	O				
D4	37	5	5	5	PA30 PINCM5 0x40428010	PA30	1	IO	SDIO (standard)			
						I2C1_SDA	2	IOD				
						UART7_CTS	3	I				
						TIMG8_C1	4	IO				
						I2C2_SDA	6	IOD				
						UART0_RTS	7	O				
						SPI0_CS2	8	IO				
						TIMG6_C1	9	IO				
TIMG14_C1	11	I										
A3	5	5	39	7	7	PA31 PINCM6 0x40428014	PA31	1	IO	SDIO (standard with wake)		
							UART0_RX	2	I			
							I2C0_SCL	3	IOD			
							TIMA0_C3N	4	O			
							TIMG12_C1	5	IO			
							CLK_OUT	6	O			
							SPI0_CS3	8	IO			
							TIMG7_C1	9	IO			
							TIMA1_C1	11	IO			
WAKE	(Non-IOMUX 1) 0	I										

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
C6					47	15	20	PB0 PINCM12 0x4042802c	PB0	1	IO	SDIO (standard)
									UART0_TX	2	O	
									SPI1_CS2	3	IO	
									I2C0_SCL	4	IOD	
									TIMA0_C2	5	IO	
									TIMG0_C0	6	IO	
									SPI0_CS3	7	IO	
									TIMA1_C0	8	IO	
									TIMG14_C2	9	I	
									SPI2_CS3	12	IO	
C7					48	16	21	PB1 PINCM13 0x40428030	PB1	1	IO	SDIO (standard)
									UART0_RX	2	I	
									SPI1_CS3	3	IO	
									I2C0_SDA	4	IOD	
									TIMA0_C2N	5	O	
									TIMG0_C1	6	IO	
									SPI0_CS2	7	IO	
									TIMA1_C1	8	IO	
TIMG14_C3	9	I										
C8	C3	14	14	14	50	18	23	PB2 PINCM15 0x40428038	PB2	1	IO	SDIO (standard)
									UART3_TX	2	O	
									UART7_CTS	3	I	
									I2C1_SCL	4	IOD	
									TIMA0_C3	5	IO	
									UART1_CTS	6	I	
									TIMG14_C0	7	I	
									UART7_TX	8	O	
									TIMG12_C0	9	IO	
									HFCLK_IN	10	I	
									SPI0_PICO	11	IO	
									TIMA1_C0	12	IO	
TIMG6_C0	13	IO										
D8	C2	15	15	15	51	19	24	PB3 PINCM16 0x4042803c	PB3	1	IO	SDIO (standard)
									UART3_RX	2	I	
									UART7_RTS	3	O	
									I2C1_SDA	4	IOD	
									TIMA0_C3N	5	O	
									UART1_RTS	6	O	
									TIMG14_C1	7	I	
									UART7_RX	8	I	
									TIMG12_C1	9	IO	
									TIMA0_C0	10	IO	
									SPI0_SCK	11	IO	
									TIMA1_C1	12	IO	
									TIMG6_C1	13	IO	

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
D9					52	20	25	PB4 PINCM17 0x40428040	PB4	1	IO	SDIO (standard)
									UART1_TX	2	O	
									UART3_CTS	3	I	
									TIMA0_C1	4	IO	
									TIMA0_C2	5	IO	
									TIMG0_C0	6	IO	
									TIMA1_C0	8	IO	
									TIMA1_C0N	11	O	
SPI2_PICO	12	IO										
B8					53	21	26	PB5 PINCM18 0x40428044	PB5	1	IO	SDIO (standard)
									UART1_RX	2	I	
									UART3_RTS	3	O	
									TIMA0_C1N	4	O	
									TIMA0_C2N	5	O	
									TIMG0_C1	6	IO	
									TIMA1_C1	8	IO	
									TIMA1_C1N	11	O	
SPI2_POCI	12	IO										
E10			20	20	58	30	40	PB6 PINCM23 0x40428058	PB6	1	IO	SDIO (standard)
									UART1_TX	2	O	
									SPI1_CS0	3	IO	
									I2C2_SCL	4	IOD	
									TIMG8_C0	5	IO	
									UART7_CTS	6	I	
									TIMG14_C3	7	I	
									TIMA_FAL2	8	I	
									SPI0_CS1	9	IO	
									TIMG12_C0	10	IO	
TIMG6_C0	11	IO										
TIMA1_C0N	12	O										
F8	B4	21		21	59	31	41	PB7 PINCM24 0x4042805c	PB7	1	IO	SDIO (standard)
									UART1_RX	2	I	
									SPI1_POCI	3	IO	
									I2C2_SDA	4	IOD	
									TIMG8_C1	5	IO	
									UART7_RTS	6	O	
									TIMG9_C0	7	IO	
									SPI0_CS2	9	IO	
									TIMG12_C1	10	IO	
									TIMG6_C1	11	IO	
TIMA1_C1N	12	O										

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
F9	C4	22	22	60	32	42	PB8 PINCM25 0x40428060	PB8	1	IO	SDIO (standard)	
								UART1_CTS	2	I		
								SPI1_PICO	3	IO		
								I2C2_SCL	4	IOD		
								TIMA0_C0	5	IO		
								COMP0_OUT	6	O		
								TIMG9_IDX	7	I		
COMP1_OUT	8	O										
G7	D3	23	23	61	33	43	PB9 PINCM26 0x40428064	PB9	1	IO	SDIO (standard)	
								UART1_RTS	2	O		
								SPI1_SCK	3	IO		
								I2C2_SDA	4	IOD		
								TIMA0_C0N	5	O		
								TIMA0_C1	6	IO		
TIMG9_C1	13	IO										
F10				62	34	44	PB10 PINCM27 0x40428068	PB10	1	IO	SDIO (standard)	
								TIMG0_C0	2	IO		
								TIMG8_C0	3	IO		
								COMP0_OUT	4	O		
								UART4_TX	6	O		
								SPI1_CS3	7	IO		
								TIMG6_C0	9	IO		
COMP1_OUT	11	O										
G9				63	35	45	PB11 PINCM28 0x4042806c	PB11	1	IO	SDIO (standard)	
								TIMG0_C1	2	IO		
								TIMG8_C1	3	IO		
								CLK_OUT	4	O		
								UART4_RX	6	I		
								SPI1_CS2	7	IO		
TIMG6_C1	9	IO										
G10				64	36	46	PB12 PINCM29 0x40428070	PB12	1	IO	SDIO (standard)	
								UART3_TX	2	O		
								TIMA0_C2	3	IO		
								TIMA_FAL1	4	I		
								TIMA0_C1	5	IO		
								UART4_CTS	6	I		
								SPI1_CS1	7	IO		
TIMG14_C0	10	I										
H10				1	37	47	PB13 PINCM30 0x40428074	PB13	1	IO	SDIO (standard)	
								UART3_RX	2	I		
								TIMA0_C3	3	IO		
								TIMG12_C0	4	IO		
								TIMA0_C1N	5	O		
								UART4_RTS	6	O		
								SPI1_CS0	7	IO		
TIMG14_C1	10	I										

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
J9	24	24	2	38	48	PB14 PINCM31 0x40428078	PB14	1	IO	SDIO (standard)		
							SPI1_CS3	2	IO			
							SPI1_POCI	3	IO			
							TIMG12_C1	4	IO			
							TIMA0_C0	5	IO			
							TIMG8_IDX	6	I			
							SPI0_CS3	7	IO			
G8	25	25	3	39	49	PB15 PINCM32 0x4042807c	PB15	1	IO	SDIO (standard)		
							UART7_TX	2	O			
							SPI1_PICO	3	IO			
							UART3_CTS	4	I			
							TIMG8_C0	5	IO			
							I2C2_SCL	7	IOD			
							TIMG7_C0	11	IO			
J8	26	26	4	40	50	PB16 PINCM33 0x40428080	PB16	1	IO	SDIO (standard)		
							UART7_RX	2	I			
							SPI1_SCK	3	IO			
							UART3_RTS	4	O			
							TIMG8_C1	5	IO			
							I2C2_SDA	7	IOD			
							TIMG7_C1	11	IO			
K2	G6	36	36	14	58	73	PB17 PINCM43 0x404280a8	PB17	1	IO	SDIO (standard)	
								UART7_TX	2	O		
								SPI0_PICO	3	IO		
								I2C0_SCL	4	IOD		
								TIMA0_C2	5	IO		
								TIMG0_C0	6	IO		
								SPI1_CS1	7	IO		
								UART4_TX	8	O		
								TIMG14_C2	9	I		
								TIMA1_C0	11	IO		
								A1_4	(Non-IOMUX 1) 0	A		
COMP1_IN2-	(Non-IOMUX 2) 0	A										
K1	D5	37	37	15	59	74	PB18 PINCM44 0x404280ac	PB18	1	IO	SDIO (standard)	
								UART7_RX	2	I		
								SPI0_SCK	3	IO		
								I2C0_SDA	4	IOD		
								TIMA0_C2N	5	O		
								TIMG0_C1	6	IO		
								SPI1_CS2	7	IO		
								UART4_RX	8	I		
								TIMG14_C3	9	I		
								TIMA1_C1	11	IO		
								A1_5	(Non-IOMUX 1) 0	A		
								COMP1_IN2+	(Non-IOMUX 2) 0	A		

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
J1	E4	38	38	16	60	75	PB19 PINCM45 0x404280b0	PB19	1		IO	SDIO (standard)
								COMP0_OUT	2		O	
								SPI0_POCI	3		IO	
								TIMG8_C1	4		IO	
								UART0_CTS	5		I	
								COMP2_OUT	6		O	
								TIMG8_IDX	7		I	
								UART7_CTS	8		I	
								UART4_CTS	9		I	
								SPI1_CS3	10		IO	
								TIMG7_C1	11		IO	
								A1_6	(Non-IOMUX 1) 0		A	
COMP2_IN1+	(Non-IOMUX 2) 0		A									
F3	E3	41	41	19	67	82	PB20 PINCM48 0x404280bc	PB20	1		IO	SDIO (standard)
								SPI0_CS2	2		IO	
								SPI1_CS0	3		IO	
								TIMG12_C0	4		IO	
								TIMA0_C2	5		IO	
								TIMA_FAL1	6		I	
								TIMA0_C1	7		IO	
								UART7_RTS	8		O	
								I2C0_SDA	9		IOD	
								TIMA1_C1N	10		O	
A0_6	(Non-IOMUX 1) 0		A									
G2				20	68	83	PB21 PINCM49 0x404280c0	PB21	1		IO	SDIO (standard)
								UART4_TX	2		O	
								SPI1_POCI	3		IO	
								I2C0_SCL	4		IOD	
								TIMG8_C0	5		IO	
								UART1_TX	6		O	
								CAN1_TX	7		O	
								UART6_RX	9		I	
								A1_8	(Non-IOMUX 1) 0		A	
COMP2_IN0+	(Non-IOMUX 2) 0		A									
H1				21	69	84	PB22 PINCM50 0x404280c4	PB22	1		IO	SDIO (standard)
								UART4_RX	2		I	
								SPI1_PICO	3		IO	
								I2C0_SDA	4		IOD	
								TIMG8_C1	5		IO	
								UART1_RX	6		I	
								CAN1_RX	7		I	
								UART6_TX	9		O	
								A1_10	(Non-IOMUX 1) 0		A	
COMP2_IN0-	(Non-IOMUX 2) 0		A									

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
G1					22	70	85	PB23 PINCM51 0x404280c8	PB23	1	IO	SDIO (standard)
									UART1_CTS	2	I	
									SPI1_SCK	3	IO	
									TIMA_FAL0	4	I	
									COMP0_OUT	5	O	
									UART6_CTS	9	I	
A1_11	(Non-IOMUX 1) 0	A										
F2		42	42	23	71	86	PB24 PINCM52 0x404280cc	PB24	1	IO	SDIO (standard)	
								SPI0_CS3	2	IO		
								SPI0_CS1	3	IO		
								TIMG12_C1	4	IO		
								TIMA0_C3	5	IO		
								TIMA0_C1N	6	O		
								SPI1_CS1	7	IO		
								UART7_RTS	8	O		
								UART6_RTS	9	O		
								TIMA1_C0N	10	O		
								A0_5	(Non-IOMUX 1) 0	A		
COMP1_IN1+	(Non-IOMUX 2) 0	A										
C1				27	75	95	PB25 PINCM56 0x404280dc	PB25	1	IO	SDIO (standard)	
								UART0_CTS	2	I		
								SPI0_CS0	3	IO		
								TIMA_FAL0	4	I		
								TIMA_FAL1	5	I		
								TIMA_FAL2	6	I		
								COMP0_OUT	7	O		
								FCC_IN	8	I		
A0_4	(Non-IOMUX 1) 0	A										
B1				28	76	96	PB26 PINCM57 0x404280e0	PB26	1	IO	SDIO (standard)	
								UART0_RTS	2	O		
								SPI0_CS1	3	IO		
								TIMA0_C0	4	IO		
								TIMA0_C3	5	IO		
								COMP0_OUT	7	O		
								FCC_IN	8	I		
								TIMA1_C0	9	IO		
								TIMG6_C0	11	IO		
A1_13	(Non-IOMUX 1) 0	A										
COMP1_IN0+	(Non-IOMUX 2) 0	A										

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
	D2				29	77	97	PB27 PINCM58 0x404280e4	PB27 COMP0_OUT SPI1_CS1 TIMA0_C0N TIMA0_C3N COMP2_OUT TIMA1_C1 TIMG6_C1 A1_14 COMP1_IN0-	1 2 3 4 5 6 9 11 (Non-IOMUX 1) 0 (Non-IOMUX 2) 0	IO O IO O O O IO IO A A	SDIO (standard)
	E8					24	29	PB28 PINCM65 0x40428100	PB28 I2C2_SCL SPI1_CS0 TIMA_FAL0 TIMA0_C0 TIMG0_C0 UART5_RX TIMG14_C0 UART6_RX	1 2 3 4 5 6 7 10 12	IO IOD IO I IO IO I I I	SDIO (standard)
	B9					25	30	PB29 PINCM66 0x40428104	PB29 I2C2_SDA SPI1_POCI TIMA_FAL1 TIMA0_C0N TIMG0_C1 UART5_TX TIMG9_C0 TIMG14_C1 UART6_TX	1 2 3 4 5 6 7 8 10 12	IO IOD IO I O IO O IO I O	SDIO (standard)
	D7					26	31	PB30 PINCM67 0x40428108	PB30 UART1_CTS SPI1_PICO TIMA_FAL2 TIMA0_C1 UART5_CTS TIMG9_C1 TIMG14_C2 UART6_CTS	1 2 3 4 5 7 8 9 12	IO I IO I IO I IO I	SDIO (standard)
	A10					27	32	PB31 PINCM68 0x4042810c	PB31 UART1_RTS SPI1_SCK TIMG8_IDX TIMA0_C1N UART5_RTS TIMG9_IDX TIMG14_C3 UART6_RTS	1 2 3 4 5 7 8 9 12	IO O IO I O O I I O	SDIO (standard)

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
	J7					46	56	PC0 PINCM74 0x40428124	PC0	1	IO	SDIO (standard)
								UART1_TX	2	O		
								SPI1_CS3	3	IO		
								TIM8_C0	4	IO		
								TIMA0_C2	5	IO		
	H8					47	57	PC1 PINCM75 0x40428128	PC1	1	IO	SDIO (standard)
								UART1_RX	2	I		
								SPI1_CS2	3	IO		
								TIM8_C1	4	IO		
								TIMA0_C2N	5	O		
	H5					50	65	PC2 PINCM76 0x4042812c	PC2	1	IO	SDIO (standard)
								I2C2_SCL	2	IOD		
								SPI1_CS0	3	IO		
								TIMA_FAL0	4	I		
								TIMA0_C0	5	IO		
								TIMG0_C0	6	IO		
	H4					51	66	PC3 PINCM77 0x40428130	PC3	1	IO	SDIO (standard)
								I2C2_SDA	2	IOD		
								SPI1_CS1	3	IO		
								TIMA_FAL1	4	I		
								TIMA0_C0N	5	O		
								TIMG0_C1	6	IO		
	G6					52	67	PC4 PINCM78 0x40428134	PC4	1	IO	SDIO (standard)
								UART3_CTS	2	I		
								SPI1_CS2	3	IO		
								TIMA_FAL2	4	I		
								TIMA0_C1	5	IO		
								TIMG14_C2	7	I		
	G5					53	68	PC5 PINCM79 0x40428138	PC5	1	IO	SDIO (standard)
								UART3_RTS	2	O		
								SPI1_CS3	3	IO		
								TIM8_IDX	4	I		
								TIMA0_C1N	5	O		
								TIMG14_C3	7	I		
	H3					63	78	PC6 PINCM84 0x4042814c	PC6	1	IO	SDIO (standard)
								UART3_TX	2	O		
								SPI0_CS1	3	IO		
								TIM8_C0	4	IO		
								TIMA0_C0	5	IO		
	G3					64	79	PC7 PINCM85 0x40428150	PC7	1	IO	SDIO (standard)
								UART3_RX	2	I		
								SPI0_CS0	3	IO		
								TIM8_C1	4	IO		
								TIMA0_C0N	5	O		
	G4					65	80	PC8 PINCM86 0x40428154	PC8	1	IO	SDIO (standard)
								UART3_CTS	2	I		
								SPI1_CS2	3	IO		
								TIMA0_C1	5	IO		

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
	F4					66	81	PC9 PINCM87 0x40428158	PC9 UART3_RTS SPI1_CS1 TIMA0_C1N	1 2 3 5	IO O IO O	SDIO (standard)
	F5						87	PC10 PINCM88 0x4042815c	PC10 TIMG9_C0 UART6_RX	1 7 8	IO IO I	SDIO (standard)
	E5						88	PC11 PINCM89 0x40428160	PC11 TIMG9_C1 UART6_TX	1 7 8	IO IO O	SDIO (standard)
	C5						10	PC12 PINCM61 0x404280f0	PC12	1	IO	SDIO (standard)
	D5						12	PC13 PINCM62 0x404280f4	PC13 SPI2_PICO	1 12	IO IO	SDIO (standard)
	B6						13	PC14 PINCM63 0x404280f8	PC14 TIMG9_C1 SPI2_SCK	1 7 12	IO IO IO	SDIO (standard)
	B5						11	PC15 PINCM64 0x404280fc	PC15	1	IO	SDIO (standard)
	E6						35	PC16 PINCM69 0x40428110	PC16	1	IO	SDIO (standard)
	B10						36	PC17 PINCM70 0x40428114	PC17 TIMG14_C2	1 7	IO I	SDIO (standard)
	C10						38	PC18 PINCM71 0x40428118	PC18	1	IO	SDIO (standard)
	F7						39	PC19 PINCM72 0x4042811c	PC19 TIMG9_C1	1 7	IO IO	SDIO (standard)
	H9						58	PC20 PINCM73 0x40428120	PC20	1	IO	SDIO (standard)
	H6	C6					59	PC21 PINCM80 0x4042813c	PC21 CAN1_TX	1 7	IO O	SDIO (standard)
	K5	D6					60	PC22 PINCM81 0x40428140	PC22 CAN1_RX	1 7	IO I	SDIO (standard)
	J6						61	PC23 PINCM82 0x40428144	PC23	1	IO	SDIO (standard)
	J5						62	PC24 PINCM83 0x40428148	PC24	1	IO	SDIO (standard)
	E4						89	PC25 PINCM90 0x40428164	PC25 TIMG9_IDX UART6_CTS	1 7 8	IO I I	SDIO (standard)

Table 6-2. Pin Attributes (continued)

RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
	F1						90	PC26 PINCM91 0x40428168	PC26 CAN1_TX UART6_RTS	1 7 8	IO O O	SDIO (standard)
	E3						91	PC27 PINCM92 0x4042816c	PC27 CAN1_RX	1 7	IO I	SDIO (standard)
	D6						14	PC28 PINCM93 0x40428170	PC28 UART5_RX	1 7	IO I	SDIO (standard)
	F6						37	PC29 PINCM94 0x40428174	PC29 UART5_TX	1 7	IO O	SDIO (standard)
32	A1	G1	48	48	32	80	100	VCORE	VCORE	(Non-IOMUX 1) 0	PWR	PWR
4	A4, K6	E1	6	6	40	49, 8	64, 8	VDD	VDD	(Non-IOMUX 1) 0	PWR	PWR
5	A2, K9	D1	7	7	41	48, 9	63, 9	VSS	VSS	(Non-IOMUX 1) 0	PWR	PWR

6.3 Signal Descriptions

Many MSPM0 signals are made available on multiple device pins. The following list describes the column headers:

- SIGNAL NAME:** The name of the signal which can be connected to one of the specified pins.
- PIN TYPE:** The signal direction and signal type:
 - I = Input
 - O = Output
 - IO = Input, output, or simultaneous input and output
 - ID = Input with open-drain behavior
 - OD = Output with open-drain behavior
 - IOD = Input, output, or simultaneous input and output with open-drain behavior
 - A = Analog
 - PWR = Power function
- DESCRIPTION:** A description of the signal.
- PIN:** Associated pin number.

For additional information on the pin multiplexing scheme, refer to the IOMUX chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

Note

The IOMUX only supports connecting one IOMUX-managed digital function to the pin at the same time. However, non-IOMUX managed signals (such as analog inputs and WAKE inputs) can be enabled on a pin at the same time that an IOMUX managed digital function is enabled on the pin. In this case, the designer must verify that no contention exists between the functions enabled on each pin.

Table 6-3. Analog to Digital Converter (ADC) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
A0_0	A	ADC0 analog input channel 0	31	B2	G2	47	47	31	79	99
A0_1	A	ADC0 analog input channel 1	30	C2	G3	46	46	30	78	98
A0_2	A	ADC0 analog input channel 2	29	D1	F3	45	45	26	74	94
A0_3	A	ADC0 analog input channel 3	28	E2	F4	44	44	25	73	93
A0_4	A	ADC0 analog input channel 4		C1				27	75	95

Table 6-3. Analog to Digital Converter (ADC) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
A0_5	A	ADC0 analog input channel 5		F2		42	42	23	71	86
A0_6	A	ADC0 analog input channel 6		F3	E3	41	41	19	67	82
A0_7	A	ADC0 analog input channel 7	26	H2	F5	40	40	18	62	77
A0_8	A	ADC0 analog input channel 8	16	J10	A5	27	27	5	41	51
A0_9	A	ADC0 analog input channel 9	17	K10	A6	28	28	6	42	52
A0_12	A	ADC0 analog input channel 12	18	K8	B5	29	29	7	43	53
A0_13	A	ADC0 analog input channel 13	23	J4	E6	34	34	12	56	71
A0_14	A	ADC0 analog input channel 14	24	J3	F6	35	35	13	57	72
A1_0	A	ADC1 analog input channel 0	19	K7	B6	30	30	8	44	54
A1_1	A	ADC1 analog input channel 1	20	H7	C5	31	31	9	45	55
A1_2	A	ADC1 analog input channel 2	21	K4	D4	32	32	10	54	69
A1_3	A	ADC1 analog input channel 3	22	K3	E5	33	33	11	55	70
A1_4	A	ADC1 analog input channel 4		K2	G6	36	36	14	58	73
A1_5	A	ADC1 analog input channel 5		K1	D5	37	37	15	59	74
A1_6	A	ADC1 analog input channel 6		J1	E4	38	38	16	60	75
A1_7	A	ADC1 analog input channel 7	25	J2	G5	39	39	17	61	76
A1_8	A	ADC1 analog input channel 8		G2				20	68	83
A1_10	A	ADC1 analog input channel 10		H1				21	69	84
A1_11	A	ADC1 analog input channel 11		G1				22	70	85
A1_12	A	ADC1 analog input channel 12	27	E1	G4	43	43	24	72	92
A1_13	A	ADC1 analog input channel 13		B1				28	76	96
A1_14	A	ADC1 analog input channel 14		D2				29	77	97

Table 6-4. Bootstrap Loader (BSL) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
BSLRX	I	BSL UART receive signal (RXD)	15	E9	A4	19	19	57	29	34
BSLSCL	IOD	BSL I2C clock signal (SCL)	2	C4	F2	2	2	34	2	2
BSLSDA	IOD	BSL I2C data signal (SDA)	1	D3	F1	1	1	33	1	1
BSLTX	O	BSL UART transmit signal (TXD)	14	E7	A3	18	18	56	28	33
BSL_invoke	I	BSL invoke signal (if BSL is enabled, must be HIGH during BOOTRST for a BSL entry, and LOW during BOOTRST to prevent BSL entry)	22	K3	E5	33	33	11	55	70

Table 6-5. Clock Module (CKM) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
CLK_OUT	O	CLK_OUT digital clock output from the PMCU	11, 13, 14, 18, 26, 31	A3, B2, B7, C9, E7, G9, H2, K8	A3, B3, B5, D2, F5, G2	13, 17, 18, 29, 40, 47, 5	13, 17, 18, 29, 40, 47, 5	18, 31, 39, 49, 55, 56, 63, 7	17, 23, 28, 35, 43, 62, 7, 79	22, 28, 33, 45, 53, 7, 77, 99

Table 6-5. Clock Module (CKM) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
FCC_IN	I	Frequency clock counter (FCC) input signal	1, 11, 16, 20, 9	A8, B1, B7, C1, D3, H7, J10	A5, B2, C5, D2, F1	1, 11, 13, 27, 31	1, 11, 13, 27, 31	27, 28, 33, 45, 49, 5, 9	1, 13, 17, 41, 45, 75, 76	1, 18, 22, 51, 55, 95, 96
HFCLK_IN	I	High frequency clock digital clock input signal	10, 12	A9, C8, D10	A2, C3	12, 14, 16	12, 14, 16	46, 50, 54	14, 18, 22	19, 23, 27
HFXIN	A	High frequency crystal oscillator (HFXT) signal	9	A8	B2	11	11	45	13	18
HFXOUT	A	High frequency crystal oscillator (HFXT) signal	10	A9	A2	12	12	46	14	19
LFCLK_IN	I	Low frequency clock digital clock input signal	8	A7	A1	10	10	44	12	17
LFXIN	A	Low frequency crystal oscillator (LFXT) signal	7	A6	B1	9	9	43	11	16
LFXOUT	A	Low frequency crystal oscillator (LFXT) signal	8	A7	A1	10	10	44	12	17
ROSC	A	SYSOSC frequency correction loop (FCL) external resistor signal	6	A5	C1	8	8	42	10	15

Table 6-6. Comparator (COMP) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
COMP0_OUT	O	COMP0 digital output signal	11, 15, 16, 20, 29, 31, 7	A6, B1, B2, B7, C1, D1, D2, E9, F10, F9, G1, H7, J1, J10	A4, A5, B1, C4, C5, D2, E4, F3, G2	13, 19, 22, 27, 31, 38, 45, 47, 9	13, 19, 22, 27, 31, 38, 45, 47, 9	16, 22, 26, 27, 28, 29, 31, 43, 49, 5, 57, 60, 62, 9	11, 17, 29, 32, 34, 41, 45, 60, 70, 74, 75, 76, 77, 79	16, 22, 34, 42, 44, 51, 55, 75, 85, 94, 95, 96, 97, 99
COMP1_OUT	O	COMP1 digital output signal	7	A6, F10, F9	B1, C4	22, 9	22, 9	43, 60, 62	11, 32, 34	16, 42, 44
COMP2_OUT	O	COMP2 digital output signal	20	D2, H7, J1	C5, E4	31, 38	31, 38	16, 29, 9	45, 60, 77	55, 75, 97
COMP0_IN0+	A	COMP0 non-inverting input channel 0	30	C2	G3	46	46	30	78	98
COMP0_IN0-	A	COMP0 inverting input channel 0	31	B2	G2	47	47	31	79	99
COMP0_IN1+	A	COMP0 non-inverting input channel 1	22	K3	E5	33	33	11	55	70
COMP0_IN1-	A	COMP0 inverting input channel 1	21	K4	D4	32	32	10	54	69
COMP0_IN2+	A	COMP0 non-inverting input channel 2	18	K8	B5	29	29	7	43	53
COMP0_IN2-	A	COMP0 inverting input channel 2	17	K10	A6	28	28	6	42	52
COMP0_IN3+	A	COMP0 non-inverting input channel 3	19	K7	B6	30	30	8	44	54

Table 6-6. Comparator (COMP) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
COMP1_IN0+	A	COMP1 non-inverting input channel 0		B1				28	76	96
COMP1_IN0-	A	COMP1 inverting input channel 0		D2				29	77	97
COMP1_IN1+	A	COMP1 non-inverting input channel 1		F2		42	42	23	71	86
COMP1_IN1-	A	COMP1 inverting input channel 1	27	E1	G4	43	43	24	72	92
COMP1_IN2+	A	COMP1 non-inverting input channel 2		K1	D5	37	37	15	59	74
COMP1_IN2-	A	COMP1 inverting input channel 2		K2	G6	36	36	14	58	73
COMP1_IN3+	A	COMP1 non-inverting input channel 3	19	K7	B6	30	30	8	44	54
COMP2_IN0+	A	COMP2 non-inverting input channel 0		G2				20	68	83
COMP2_IN0-	A	COMP2 inverting input channel 0		H1				21	69	84
COMP2_IN1+	A	COMP2 non-inverting input channel 1		J1	E4	38	38	16	60	75
COMP2_IN1-	A	COMP2 inverting input channel 1	25	J2	G5	39	39	17	61	76

Table 6-7. Controller Area Network (CAN) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
CAN0_RX	I	CAN0 receive signal (TXD)	17, 31	B2, K10	A6, G2	28, 47	28, 47	31, 6	42, 79	52, 99
CAN0_TX	O	CAN0 transmit signal (TXD)	16, 30	C2, J10	A5, G3	27, 46	27, 46	30, 5	41, 78	51, 98
CAN1_RX	I	CAN1 receive signal (TXD)		E3, H1, K5	D6			21	69	60, 84, 91
CAN1_TX	O	CAN1 transmit signal (TXD)		F1, G2, H6	C6			20	68	59, 83, 90

Table 6-8. Digital to Analog Converter (DAC) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
DAC_OUT	O	DAC output	19	K7	B6	30	30	8	44	54

Table 6-9. General Purpose Input Output Module Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
PA0	IO	GPIO port A input/output 0	1	D3	F1	1	1	33	1	1
PA1	IO	GPIO port A input/output 1	2	C4	F2	2	2	34	2	2
PA2	IO	GPIO port A input/output 2	6	A5	C1	8	8	42	10	15
PA3	IO	GPIO port A input/output 3	7	A6	B1	9	9	43	11	16
PA4	IO	GPIO port A input/output 4	8	A7	A1	10	10	44	12	17
PA5	IO	GPIO port A input/output 5	9	A8	B2	11	11	45	13	18
PA6	IO	GPIO port A input/output 6	10	A9	A2	12	12	46	14	19
PA7	IO	GPIO port A input/output 7	11	B7	D2	13	13	49	17	22
PA8	IO	GPIO port A input/output 8	12	D10		16	16	54	22	27
PA9	IO	GPIO port A input/output 9	13	C9	B3	17	17	55	23	28
PA10	IO	GPIO port A input/output 10	14	E7	A3	18	18	56	28	33

Table 6-9. General Purpose Input Output Module Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
PA11	IO	GPIO port A input/output 11	15	E9	A4	19	19	57	29	34
PA12	IO	GPIO port A input/output 12	16	J10	A5	27	27	5	41	51
PA13	IO	GPIO port A input/output 13	17	K10	A6	28	28	6	42	52
PA14	IO	GPIO port A input/output 14	18	K8	B5	29	29	7	43	53
PA15	IO	GPIO port A input/output 15	19	K7	B6	30	30	8	44	54
PA16	IO	GPIO port A input/output 16	20	H7	C5	31	31	9	45	55
PA17	IO	GPIO port A input/output 17	21	K4	D4	32	32	10	54	69
PA18	IO	GPIO port A input/output 18	22	K3	E5	33	33	11	55	70
PA19	IO	GPIO port A input/output 19	23	J4	E6	34	34	12	56	71
PA20	IO	GPIO port A input/output 20	24	J3	F6	35	35	13	57	72
PA21	IO	GPIO port A input/output 21	25	J2	G5	39	39	17	61	76
PA22	IO	GPIO port A input/output 22	26	H2	F5	40	40	18	62	77
PA23	IO	GPIO port A input/output 23	27	E1	G4	43	43	24	72	92
PA24	IO	GPIO port A input/output 24	28	E2	F4	44	44	25	73	93
PA25	IO	GPIO port A input/output 25	29	D1	F3	45	45	26	74	94
PA26	IO	GPIO port A input/output 26	30	C2	G3	46	46	30	78	98
PA27	IO	GPIO port A input/output 27	31	B2	G2	47	47	31	79	99
PA28	IO	GPIO port A input/output 28		C3		3	3	35	3	3
PA29	IO	GPIO port A input/output 29		B3				36	4	4
PA30	IO	GPIO port A input/output 30		D4				37	5	5
PA31	IO	GPIO port A input/output 31		A3		5	5	39	7	7
PB0	IO	GPIO port B input/output 0		C6				47	15	20
PB1	IO	GPIO port B input/output 1		C7				48	16	21
PB2	IO	GPIO port B input/output 2		C8	C3	14	14	50	18	23
PB3	IO	GPIO port B input/output 3		D8	C2	15	15	51	19	24
PB4	IO	GPIO port B input/output 4		D9				52	20	25
PB5	IO	GPIO port B input/output 5		B8				53	21	26
PB6	IO	GPIO port B input/output 6		E10		20	20	58	30	40
PB7	IO	GPIO port B input/output 7		F8	B4	21	21	59	31	41
PB8	IO	GPIO port B input/output 8		F9	C4	22	22	60	32	42
PB9	IO	GPIO port B input/output 9		G7	D3	23	23	61	33	43
PB10	IO	GPIO port B input/output 10		F10				62	34	44
PB11	IO	GPIO port B input/output 11		G9				63	35	45
PB12	IO	GPIO port B input/output 12		G10				64	36	46
PB13	IO	GPIO port B input/output 13		H10				1	37	47
PB14	IO	GPIO port B input/output 14		J9		24	24	2	38	48
PB15	IO	GPIO port B input/output 15		G8		25	25	3	39	49
PB16	IO	GPIO port B input/output 16		J8		26	26	4	40	50
PB17	IO	GPIO port B input/output 17		K2	G6	36	36	14	58	73
PB18	IO	GPIO port B input/output 18		K1	D5	37	37	15	59	74
PB19	IO	GPIO port B input/output 19		J1	E4	38	38	16	60	75
PB20	IO	GPIO port B input/output 20		F3	E3	41	41	19	67	82
PB21	IO	GPIO port B input/output 21		G2				20	68	83
PB22	IO	GPIO port B input/output 22		H1				21	69	84

Table 6-9. General Purpose Input Output Module Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
PB23	IO	GPIO port B input/output 23		G1				22	70	85
PB24	IO	GPIO port B input/output 24		F2		42	42	23	71	86
PB25	IO	GPIO port B input/output 25		C1				27	75	95
PB26	IO	GPIO port B input/output 26		B1				28	76	96
PB27	IO	GPIO port B input/output 27		D2				29	77	97
PB28	IO	GPIO port B input/output 28		E8					24	29
PB29	IO	GPIO port B input/output 29		B9					25	30
PB30	IO	GPIO port B input/output 30		D7					26	31
PB31	IO	GPIO port B input/output 31		A10					27	32
PC0	IO	GPIO port C input/output 0		J7					46	56
PC1	IO	GPIO port C input/output 1		H8					47	57
PC2	IO	GPIO port C input/output 2		H5					50	65
PC3	IO	GPIO port C input/output 3		H4					51	66
PC4	IO	GPIO port C input/output 4		G6					52	67
PC5	IO	GPIO port C input/output 5		G5					53	68
PC6	IO	GPIO port C input/output 6		H3					63	78
PC7	IO	GPIO port C input/output 7		G3					64	79
PC8	IO	GPIO port C input/output 8		G4					65	80
PC9	IO	GPIO port C input/output 9		F4					66	81
PC10	IO	GPIO port C input/output 10		F5						87
PC11	IO	GPIO port C input/output 11		E5						88
PC12	IO	GPIO port C input/output 12		C5						10
PC13	IO	GPIO port C input/output 13		D5						12
PC14	IO	GPIO port C input/output 14		B6						13
PC15	IO	GPIO port C input/output 15		B5						11
PC16	IO	GPIO port C input/output 16		E6						35
PC17	IO	GPIO port C input/output 17		B10						36
PC18	IO	GPIO port C input/output 18		C10						38
PC19	IO	GPIO port C input/output 19		F7						39
PC20	IO	GPIO port C input/output 20		H9						58
PC21	IO	GPIO port C input/output 21		H6	C6					59
PC22	IO	GPIO port C input/output 22		K5	D6					60
PC23	IO	GPIO port C input/output 23		J6						61
PC24	IO	GPIO port C input/output 24		J5						62
PC25	IO	GPIO port C input/output 25		E4						89
PC26	IO	GPIO port C input/output 26		F1						90
PC27	IO	GPIO port C input/output 27		E3						91
PC28	IO	GPIO port C input/output 28		D6						14
PC29	IO	GPIO port C input/output 29		F6						37

Table 6-10. I2C Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
I2C0_SCL	IOD	I2C0 serial clock signal (SCL)	13, 15, 2, 26	A3, C4, C6, C9, E9, G2, H2, K2	A4, B3, F2, F5, G6	17, 19, 2, 36, 40, 5	17, 19, 2, 36, 40, 5	14, 18, 20, 34, 39, 47, 55, 57	15, 2, 23, 29, 58, 62, 68, 7	2, 20, 28, 34, 7, 73, 77, 83
I2C0_SDA	IOD	I2C0 serial data signal (SDA)	1, 12, 14	C3, C7, D10, D3, E7, F3, H1, K1	A3, D5, E3, F1	1, 16, 18, 3, 37, 41	1, 16, 18, 3, 37, 41	15, 19, 21, 33, 35, 48, 54, 56	1, 16, 22, 28, 3, 59, 67, 69	1, 21, 27, 3, 33, 74, 82, 84
I2C1_SCL	IOD	I2C1 serial clock signal (SCL)	10, 15, 19, 21, 24, 8	A7, A9, B3, C8, E9, J3, K4, K7	A1, A2, A4, B6, C3, D4, F6	10, 12, 14, 19, 30, 32, 35	10, 12, 14, 19, 30, 32, 35	10, 13, 36, 44, 46, 50, 57, 8	12, 14, 18, 29, 4, 44, 54, 57	17, 19, 23, 34, 4, 54, 69, 72
I2C1_SDA	IOD	I2C1 serial data signal (SDA)	14, 20, 22, 23, 7, 9	A6, A8, D4, D8, E7, H7, J4, K3	A3, B1, B2, C2, C5, E5, E6	11, 15, 18, 31, 33, 34, 9	11, 15, 18, 31, 33, 34, 9	11, 12, 37, 43, 45, 51, 56, 9	11, 13, 19, 28, 45, 5, 55, 56	16, 18, 24, 33, 5, 55, 70, 71
I2C2_SCL	IOD	I2C2 serial clock signal (SCL)	19, 27	B3, E1, E10, E8, F9, G8, H5, K7	B6, C4, G4	20, 22, 25, 30, 43	20, 22, 25, 30, 43	24, 3, 36, 58, 60, 8	24, 30, 32, 39, 4, 44, 50, 72	29, 4, 40, 42, 49, 54, 65, 92
I2C2_SDA	IOD	I2C2 serial data signal (SDA)	20, 28	B9, D4, E2, F8, G7, H4, H7, J8	B4, C5, D3, F4	21, 23, 26, 31, 44	21, 23, 26, 31, 44	25, 37, 4, 59, 61, 9	25, 31, 33, 40, 45, 5, 51, 73	30, 41, 43, 5, 50, 55, 66, 93

Table 6-11. IOMUX Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
WAKE	I	Input signal to wake the device from SHUTDOWN mode	1, 14, 15, 2, 21, 22, 3	A3, B4, C3, C4, D3, E7, E9, K3, K4	A3, A4, D4, E2, E5, F1, F2	1, 18, 19, 2, 3, 32, 33, 4, 5	1, 18, 19, 2, 3, 32, 33, 4, 5	10, 11, 33, 34, 35, 38, 39, 56, 57	1, 2, 28, 29, 3, 54, 55, 6, 7	1, 2, 3, 33, 34, 6, 69, 7, 70

Table 6-12. Power Management Unit (PMU) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
VCORE	PWR	VCORE capacitor connection	32	A1	G1	48	48	32	80	100

Table 6-12. Power Management Unit (PMU) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
VDD	PWR	VDD supply	4	A4, K6	E1	6	6	40	49, 8	64, 8
VSS	PWR	VSS (ground)	5	A2, K9	D1	7	7	41	48, 9	63, 9

Table 6-13. Real-time Clock (RTC) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
RTC_OUT	O	Real-time clock output signal	13, 17, 31	B2, C9, K10	A6, B3, G2	17, 28, 47	17, 28, 47	31, 55, 6	23, 42, 79	28, 52, 99

Table 6-14. Serial Peripheral Interface (SPI) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
SPI0_PICO	IO	SPI0 peripheral in controller out signal	13, 18, 9	A8, C8, C9, K2, K8	B2, B3, B5, C3, G6	11, 14, 17, 29, 36	11, 14, 17, 29, 36	14, 45, 50, 55, 7	13, 18, 23, 43, 58	18, 23, 28, 53, 73
SPI0_POCI	IO	SPI0 peripheral out controller in signal	11, 14, 17, 8	A7, B7, E7, J1, K10	A1, A3, A6, D2, E4	10, 13, 18, 28, 38	10, 13, 18, 28, 38	16, 44, 49, 56, 6	12, 17, 28, 42, 60	17, 22, 33, 52, 75
SPI0_SCK	IO	SPI0 serial clock	10, 15, 16	A9, D8, E9, J10, K1	A2, A4, A5, C2, D5	12, 15, 19, 27, 37	12, 15, 19, 27, 37	15, 46, 5, 51, 57	14, 19, 29, 41, 59	19, 24, 34, 51, 74
SPI1_PICO	IO	SPI1 peripheral in controller out signal	22	D7, F9, G8, H1, K3	C4, E5	22, 25, 33	22, 25, 33	11, 21, 3, 60	26, 32, 39, 55, 69	31, 42, 49, 70, 84
SPI1_POCI	IO	SPI1 peripheral out controller in signal	20, 23	B9, F8, G2, H7, J4, J9	B4, C5, E6	21, 24, 31, 34	21, 24, 31, 34	12, 2, 20, 59, 9	25, 31, 38, 45, 56, 68	30, 41, 48, 55, 71, 83
SPI1_SCK	IO	SPI1 serial clock	21, 24	A10, G1, G7, J3, J8, K4	D3, D4, F6	23, 26, 32, 35	23, 26, 32, 35	10, 13, 22, 4, 61	27, 33, 40, 54, 57, 70	32, 43, 50, 69, 72, 85
SPI2_PICO	IO	SPI2 peripheral in controller out signal		D5, D9				52	20	12, 25
SPI2_POCI	IO	SPI2 peripheral out controller in signal	6	A5, B8	C1	8	8	42, 53	10, 21	15, 26
SPI2_SCK	IO	SPI2 serial clock	14	B6, E7	A3	18	18	56	28	13, 33
SPI0_CS0	IO	SPI0 chip select 0 signal	12, 22, 6, 8	A5, A7, C1, D10, G3, K3	A1, C1, E5	10, 16, 33, 8	10, 16, 33, 8	11, 27, 42, 44, 54	10, 12, 22, 55, 64, 75	15, 17, 27, 70, 79, 95

Table 6-14. Serial Peripheral Interface (SPI) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
SPI0_CS1	IO	SPI0 chip select 1 signal	16, 21, 7	A6, B1, E10, F2, H3, J10, K4	A5, B1, D4	20, 27, 32, 42, 9	20, 27, 32, 42, 9	10, 23, 28, 43, 5, 58	11, 30, 41, 54, 63, 71, 76	16, 40, 51, 69, 78, 86, 96
SPI0_CS2	IO	SPI0 chip select 2 signal	11, 18, 26, 28	B7, C7, D4, E2, F3, F8, H2, K8	B4, B5, D2, E3, F4, F5	13, 21, 29, 40, 41, 44	13, 21, 29, 40, 41, 44	18, 19, 25, 37, 48, 49, 59, 7	16, 17, 31, 43, 5, 62, 67, 73	21, 22, 41, 5, 53, 77, 82, 93
SPI0_CS3	IO	SPI0 chip select 3 signal	12, 17, 2, 25, 27, 7	A3, A6, B3, C4, C6, D10, E1, F2, J2, J9, K10	A6, B1, F2, G4, G5	16, 2, 24, 28, 39, 42, 43, 5, 9	16, 2, 24, 28, 39, 42, 43, 5, 9	17, 2, 23, 24, 34, 36, 39, 43, 47, 54, 6	11, 15, 2, 22, 38, 4, 42, 61, 7, 71, 72	16, 2, 20, 27, 4, 48, 52, 7, 76, 86, 92
SPI1_CS0	IO	SPI1 chip select 0 signal	17, 30, 6	A5, C2, E10, E8, F3, H10, H5, K10	A6, C1, E3, G3	20, 28, 41, 46, 8	20, 28, 41, 46, 8	1, 19, 30, 42, 58, 6	10, 24, 30, 37, 42, 50, 67, 78	15, 29, 40, 47, 52, 65, 82, 98
SPI1_CS1	IO	SPI1 chip select 1 signal	16, 25, 27, 31	B2, D2, E1, F2, F4, G10, H4, J10, J2, K2	A5, G2, G4, G5, G6	27, 36, 39, 42, 43, 47	27, 36, 39, 42, 43, 47	14, 17, 23, 24, 29, 31, 5, 64	36, 41, 51, 58, 61, 66, 71, 72, 77, 79	46, 51, 66, 73, 76, 81, 86, 92, 97, 99
SPI1_CS2	IO	SPI1 chip select 2 signal	18, 19, 28	C6, E2, G4, G6, G9, H8, K1, K7, K8	B5, B6, D5, F4	29, 30, 37, 44	29, 30, 37, 44	15, 25, 47, 63, 7, 8	15, 35, 43, 44, 47, 52, 59, 65, 73	20, 45, 53, 54, 57, 67, 74, 80, 93
SPI1_CS3	IO	SPI1 chip select 3 signal	29	C7, D1, F10, G5, J1, J7, J9	E4, F3	24, 38, 45	24, 38, 45	16, 2, 26, 48, 62	16, 34, 38, 46, 53, 60, 74	21, 44, 48, 56, 68, 75, 94
SPI2_CS0	IO	SPI2 chip select 0 signal	8	A7	A1	10	10	44	12	17
SPI2_CS1	IO	SPI2 chip select 1 signal	9	A8	B2	11	11	45	13	18
SPI2_CS2	IO	SPI2 chip select 2 signal	10	A9	A2	12	12	46	14	19
SPI2_CS3	IO	SPI2 chip select 3 signal		C6				47	15	20

Table 6-15. Serial Wire Debug (SWD) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
SWCLK	I	Serial wire debug interface clock input signal	24	J3	F6	35	35	13	57	72
SWDIO	IO	Serial wire debug interface data input/output signal	23	J4	E6	34	34	12	56	71

Table 6-16. System Controller (SYSCTL) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
NRST	I	Active-low reset signal (must be logic high for the device to start)	3	B4	E2	4	4	38	6	6

Table 6-17. Timer (TIMx) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
TIMA0_C0	IO	TIMA0 capture/compare 0 signal	1, 12, 25, 6	A5, B1, D10, D3, D8, E8, F9, H3, H5, J2, J9	C1, C2, C4, F1, G5	1, 15, 16, 22, 24, 39, 8	1, 15, 16, 22, 24, 39, 8	17, 2, 28, 33, 42, 51, 54, 60	1, 10, 19, 22, 24, 32, 38, 50, 61, 63, 76	1, 15, 24, 27, 29, 42, 48, 65, 76, 78, 96
TIMA0_C1	IO	TIMA0 capture/compare 1 signal	11, 13, 2, 26, 7	A6, B7, C3, C4, C9, D7, D9, F3, G10, G4, G6, G7, H2	B1, B3, D2, D3, E3, F2, F5	13, 17, 2, 23, 3, 40, 41, 9	13, 17, 2, 23, 3, 40, 41, 9	18, 19, 34, 35, 43, 49, 52, 55, 61, 64	11, 17, 2, 20, 23, 26, 3, 33, 36, 52, 62, 65, 67	16, 2, 22, 25, 28, 3, 31, 43, 46, 67, 77, 80, 82
TIMA0_C2	IO	TIMA0 capture/compare 2 signal	11, 14, 19, 23, 7	A6, B7, C6, D9, E7, F3, G10, J4, J7, K2, K7	A3, B1, B6, D2, E3, E6, G6	13, 18, 30, 34, 36, 41, 9	13, 18, 30, 34, 36, 41, 9	12, 14, 19, 43, 47, 49, 52, 56, 64, 8	11, 15, 17, 20, 28, 36, 44, 46, 56, 58, 67	16, 20, 22, 25, 33, 46, 54, 56, 71, 73, 82
TIMA0_C3	IO	TIMA0 capture/compare 3 signal	16, 21, 27, 29, 8	A7, B1, C3, C8, D1, E1, F2, H10, J10, K4	A1, A5, C3, D4, F3, G4	10, 14, 27, 3, 32, 42, 43, 45	10, 14, 27, 3, 32, 42, 43, 45	1, 10, 23, 24, 26, 28, 35, 44, 5, 50	12, 18, 3, 37, 41, 54, 71, 72, 74, 76	17, 23, 3, 47, 51, 69, 86, 92, 94, 96

Table 6-17. Timer (TIMx) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
TIMA0_C0N	O	TIMA0 capture/compare 0 complementary output	13, 26	B9, C9, D2, G3, G7, H2, H4	B3, D3, F5	17, 23, 40	17, 23, 40	18, 29, 55, 61	23, 25, 33, 51, 62, 64, 77	28, 30, 43, 66, 77, 79, 97
TIMA0_C1N	O	TIMA0 capture/compare 1 complementary output	29, 8	A10, A7, B8, D1, F2, F4, G5, H10	A1, F3	10, 42, 45	10, 42, 45	1, 23, 26, 44, 53	12, 21, 27, 37, 53, 66, 71, 74	17, 26, 32, 47, 68, 81, 86, 94
TIMA0_C2N	O	TIMA0 capture/compare 2 complementary output	10, 15, 20, 24, 6	A5, A9, B8, C7, E9, H7, H8, J3, K1	A2, A4, C1, C5, D5, F6	12, 19, 31, 35, 37, 8	12, 19, 31, 35, 37, 8	13, 15, 42, 46, 48, 53, 57, 9	10, 14, 16, 21, 29, 45, 47, 57, 59	15, 19, 21, 26, 34, 55, 57, 72, 74
TIMA0_C3N	O	TIMA0 capture/compare 3 complementary output	17, 22, 28, 30, 6	A3, A5, C2, D2, D8, E2, K10, K3	A6, C1, C2, E5, F4, G3	15, 28, 33, 44, 46, 5, 8	15, 28, 33, 44, 46, 5, 8	11, 25, 29, 30, 39, 42, 51, 6	10, 19, 42, 55, 7, 73, 77, 78	15, 24, 52, 7, 70, 93, 97, 98
TIMA1_C0	IO	TIMA1 capture/compare 0 signal	14, 19, 21	B1, C3, C6, C8, D9, E7, K2, K4, K7	A3, B6, C3, D4, G6	14, 18, 3, 30, 32, 36	14, 18, 3, 30, 32, 36	10, 14, 28, 35, 47, 50, 52, 56, 8	15, 18, 20, 28, 3, 44, 54, 58, 76	20, 23, 25, 3, 33, 54, 69, 73, 96
TIMA1_C1	IO	TIMA1 capture/compare 1 signal	15, 20, 22, 28	A3, B8, C7, D2, D8, E2, E9, H7, K1, K3	A4, C2, C5, D5, E5, F4	15, 19, 31, 33, 37, 44, 5	15, 19, 31, 33, 37, 44, 5	11, 15, 25, 29, 39, 48, 51, 53, 57, 9	16, 19, 21, 29, 45, 55, 59, 7, 73, 77	21, 24, 26, 34, 55, 7, 70, 74, 93, 97
TIMA1_C0N	O	TIMA1 capture/compare 0 complementary output	12, 19	D10, D9, E10, F2, K7	B6	16, 20, 30, 42	16, 20, 30, 42	23, 52, 54, 58, 8	20, 22, 30, 44, 71	25, 27, 40, 54, 86
TIMA1_C1N	O	TIMA1 capture/compare 1 complementary output	13, 20	B8, C9, F3, F8, H7	B3, B4, C5, E3	17, 21, 31, 41	17, 21, 31, 41	19, 53, 55, 59, 9	21, 23, 31, 45, 67	26, 28, 41, 55, 82

Table 6-17. Timer (TIMx) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
TIMA_FAL0	I	Timer fault input 0	10, 12, 15, 30, 6	A5, A9, C1, C2, C3, D10, E8, E9, G1, H5	A2, A4, C1, G3	12, 16, 19, 3, 46, 8	12, 16, 19, 3, 46, 8	22, 27, 30, 35, 42, 46, 54, 57	10, 14, 22, 24, 29, 3, 50, 70, 75, 78	15, 19, 27, 29, 3, 34, 65, 85, 95, 98
TIMA_FAL1	I	Timer fault input 1	1, 14, 6, 9	A5, A8, B9, C1, D3, E7, F3, G10, H4	A3, B2, C1, E3, F1	1, 11, 18, 41, 8	1, 11, 18, 41, 8	19, 27, 33, 42, 45, 56, 64	1, 10, 13, 25, 28, 36, 51, 67, 75	1, 15, 18, 30, 33, 46, 66, 82, 95
TIMA_FAL2	I	Timer fault input 2	12, 2, 31	B2, C1, C4, D10, D7, E10, G6	F2, G2	16, 2, 20, 47	16, 2, 20, 47	27, 31, 34, 54, 58	2, 22, 26, 30, 52, 75, 79	2, 27, 31, 40, 67, 95, 99
TIMG8_IDX	I	TIMG8 quadrature encoder index pulse signal	11, 19, 2	A10, B7, C4, G5, J1, J9, K7	B6, D2, E4, F2	13, 2, 24, 30, 38	13, 2, 24, 30, 38	16, 2, 34, 49, 8	17, 2, 27, 38, 44, 53, 60	2, 22, 32, 48, 54, 68, 75
TIMG9_IDX	I	TIMG9 quadrature encoder index pulse signal	8	A10, A7, E4, F9	A1, C4	10, 22	10, 22	44, 60	12, 27, 32	17, 32, 42, 89
TIMG0_C0	IO	TIMG0 capture/compare 0 signal	1, 14, 16, 23, 27, 9	A8, C6, D3, D9, E1, E7, E8, F10, H5, J10, J4, K2	A3, A5, B2, E6, F1, G4, G6	1, 11, 18, 27, 34, 36, 43	1, 11, 18, 27, 34, 36, 43	12, 14, 24, 33, 45, 47, 5, 52, 56, 62	1, 13, 15, 20, 24, 28, 34, 41, 50, 56, 58, 72	1, 18, 20, 25, 29, 33, 44, 51, 65, 71, 73, 92
TIMG0_C1	IO	TIMG0 capture/compare 1 signal	10, 15, 17, 2, 24, 28	A9, B8, B9, C4, C7, E2, E9, G9, H4, J3, K1, K10	A2, A4, A6, D5, F2, F4, F6	12, 19, 2, 28, 35, 37, 44	12, 19, 2, 28, 35, 37, 44	13, 15, 25, 34, 46, 48, 53, 57, 6, 63	14, 16, 2, 21, 25, 29, 35, 42, 51, 57, 59, 73	19, 2, 21, 26, 30, 34, 45, 52, 66, 72, 74, 93

Table 6-17. Timer (TIMx) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
TIMG12_C0	IO	TIMG12 capture/compare 0 signal	1, 14, 18, 19, 21	C8, D3, E10, E7, F3, H10, K4, K7, K8	A3, B5, B6, C3, D4, E3, F1	1, 14, 18, 20, 29, 30, 32, 41	1, 14, 18, 20, 29, 30, 32, 41	1, 10, 19, 33, 50, 56, 58, 7, 8	1, 18, 28, 30, 37, 43, 44, 54, 67	1, 23, 33, 40, 47, 53, 54, 69, 82
TIMG12_C1	IO	TIMG12 capture/compare 1 signal	15, 18, 2, 20, 22, 29	A3, C4, D1, D8, E9, F2, F8, H7, J9, K3, K8	A4, B4, B5, C2, C5, E5, F2, F3	15, 19, 2, 21, 24, 29, 31, 33, 42, 45, 5	15, 19, 2, 21, 24, 29, 31, 33, 42, 45, 5	11, 2, 23, 26, 34, 39, 51, 57, 59, 7, 9	19, 2, 29, 31, 38, 43, 45, 55, 7, 74	2, 24, 34, 41, 48, 53, 55, 7, 70, 86, 94
TIMG14_C0	I	TIMG14 capture/compare 0 signal		B3, C8, E8, G10	C3	14	14	36, 50, 64	18, 24, 36, 4	23, 29, 4, 46
TIMG14_C1	I	TIMG14 capture/compare 1 signal		B9, D4, D8, H10	C2	15	15	1, 37, 51	19, 25, 37, 5	24, 30, 47, 5
TIMG14_C2	I	TIMG14 capture/compare 2 signal	12	B10, C3, C6, D10, D7, G6, K2	G6	16, 3, 36	16, 3, 36	14, 35, 47, 54	15, 22, 26, 3, 52, 58	20, 27, 3, 31, 36, 67, 73
TIMG14_C3	I	TIMG14 capture/compare 3 signal	13	A10, B3, C7, C9, E10, G5, K1	B3, D5	17, 20, 37	17, 20, 37	15, 36, 48, 55, 58	16, 23, 27, 30, 4, 53, 59	21, 28, 32, 4, 40, 68, 74
TIMG6_C0	IO	TIMG6 capture/compare 0 signal	25, 9	A8, B1, B3, C8, E10, F10, J2	B2, C3, G5	11, 14, 20, 39	11, 14, 20, 39	17, 28, 36, 45, 50, 58, 62	13, 18, 30, 34, 4, 61, 76	18, 23, 4, 40, 44, 76, 96
TIMG6_C1	IO	TIMG6 capture/compare 1 signal	10, 26	A9, D2, D4, D8, F8, G9, H2	A2, B4, C2, F5	12, 15, 21, 40	12, 15, 21, 40	18, 29, 37, 46, 51, 59, 63	14, 19, 31, 35, 5, 62, 77	19, 24, 41, 45, 5, 77, 97
TIMG7_C0	IO	TIMG7 capture/compare 0 signal	21, 27, 30, 7	A6, C2, C3, E1, G8, K4	B1, D4, G3, G4	25, 3, 32, 43, 46, 9	25, 3, 32, 43, 46, 9	10, 24, 3, 30, 35, 43	11, 3, 39, 54, 72, 78	16, 3, 49, 69, 92, 98

Table 6-17. Timer (TIMx) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
TIMG7_C1	IO	TIMG7 capture/compare 1 signal	11, 22, 28, 31, 6, 8	A3, A5, A7, B2, B7, E2, J1, J8, K3	A1, C1, D2, E4, E5, F4, G2	10, 13, 26, 33, 38, 44, 47, 5, 8	10, 13, 26, 33, 38, 44, 47, 5, 8	11, 16, 25, 31, 39, 4, 42, 44, 49	10, 12, 17, 40, 55, 60, 7, 73, 79	15, 17, 22, 50, 7, 70, 75, 93, 99
TIMG8_C0	IO	TIMG8 capture/compare 0 signal	11, 2, 21, 25, 27, 30, 7, 9	A6, A8, B3, B7, C2, C4, E1, E10, F10, G2, G8, H3, J2, J7, K4	B1, B2, D2, D4, F2, G3, G4, G5	11, 13, 2, 20, 25, 32, 39, 43, 46, 9	11, 13, 2, 20, 25, 32, 39, 43, 46, 9	10, 17, 20, 24, 3, 30, 34, 36, 43, 45, 49, 58, 62	11, 13, 17, 2, 30, 34, 39, 4, 46, 54, 61, 63, 68, 72, 78	16, 18, 2, 22, 4, 40, 44, 49, 56, 69, 76, 78, 83, 92, 98
TIMG8_C1	IO	TIMG8 capture/compare 1 signal	1, 10, 22, 26, 28, 31, 6, 8	A5, A7, A9, B2, D3, D4, E2, F8, G3, G9, H1, H2, H8, J1, J8, K3	A1, A2, B4, C1, E4, E5, F1, F4, F5, G2	1, 10, 12, 21, 26, 33, 38, 40, 44, 47, 8	1, 10, 12, 21, 26, 33, 38, 40, 44, 47, 8	11, 16, 18, 21, 25, 31, 33, 37, 4, 42, 44, 46, 59, 63	1, 10, 12, 14, 31, 35, 40, 47, 5, 55, 60, 62, 64, 69, 73, 79	1, 15, 17, 19, 41, 45, 5, 50, 57, 70, 75, 77, 79, 84, 93, 99
TIMG9_C0	IO	TIMG9 capture/compare 0 signal	7	A6, B9, F5, F8	B1, B4	21, 9	21, 9	43, 59	11, 25, 31	16, 30, 41, 87
TIMG9_C1	IO	TIMG9 capture/compare 1 signal	6	A5, B6, D7, E5, F7, G7	C1, D3	23, 8	23, 8	42, 61	10, 26, 33	13, 15, 31, 39, 43, 88

Table 6-18. Universal Asynchronous Receiver Transmitter (UART) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
UART0_CTS	I	UART0 clear to send signal	13, 18, 9	A8, B3, C1, C9, J1, K8	B2, B3, B5, E4	11, 17, 29, 38	11, 17, 29, 38	16, 27, 36, 45, 55, 7	13, 23, 4, 43, 60, 75	18, 28, 4, 53, 75, 95
UART0_RTS	O	UART0 ready to send signal	10, 12, 19	A9, B1, D10, D4, K7	A2, B6	12, 16, 30	12, 16, 30	28, 37, 46, 54, 8	14, 22, 44, 5, 76	19, 27, 5, 54, 96
UART0_RX	I	UART0 receive signal (RXD)	15, 2	A3, C4, C7, E9	A4, F2	19, 2, 5	19, 2, 5	34, 39, 48, 57	16, 2, 29, 7	2, 21, 34, 7

Table 6-18. Universal Asynchronous Receiver Transmitter (UART) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
UART0_TX	O	UART0 transmit signal (TXD)	1, 14	C3, C6, D3, E7	A3, F1	1, 18, 3	1, 18, 3	33, 35, 47, 56	1, 15, 28, 3	1, 20, 3, 33
UART1_CTS	I	UART1 clear to send signal	16, 25	C8, D7, F9, G1, J10, J2	A5, C3, C4, G5	14, 22, 27, 39	14, 22, 27, 39	17, 22, 5, 50, 60	18, 26, 32, 41, 61, 70	23, 31, 42, 51, 76, 85
UART1_RTS	O	UART1 ready to send signal	17, 26	A10, D8, G7, H2, K10	A6, C2, D3, F5	15, 23, 28, 40	15, 23, 28, 40	18, 51, 6, 61	19, 27, 33, 42, 62	24, 32, 43, 52, 77
UART1_RX	I	UART1 receive signal (RXD)	10, 13, 22, 8	A7, A9, B8, C9, F8, H1, H8, K3	A1, A2, B3, B4, E5	10, 12, 17, 21, 33	10, 12, 17, 21, 33	11, 21, 44, 46, 53, 55, 59	12, 14, 21, 23, 31, 47, 55, 69	17, 19, 26, 28, 41, 57, 70, 84
UART1_TX	O	UART1 transmit signal (TXD)	12, 21, 7, 9	A6, A8, D10, D9, E10, G2, J7, K4	B1, B2, D4	11, 16, 20, 32, 9	11, 16, 20, 32, 9	10, 20, 43, 45, 52, 54, 58	11, 13, 20, 22, 30, 46, 54, 68	16, 18, 25, 27, 40, 56, 69, 83
UART3_CTS	I	UART3 clear to send signal	16, 27	D9, E1, G4, G6, G8, J10	A5, G4	25, 27, 43	25, 27, 43	24, 3, 5, 52	20, 39, 41, 52, 65, 72	25, 49, 51, 67, 80, 92
UART3_RTS	O	UART3 ready to send signal	17, 28	B8, E2, F4, G5, J8, K10	A6, F4	26, 28, 44	26, 28, 44	25, 4, 53, 6	21, 40, 42, 53, 66, 73	26, 50, 52, 68, 81, 93
UART3_RX	I	UART3 receive signal (RXD)	17, 29, 30, 31	B2, C2, D1, D8, G3, H10, K10	A6, C2, F3, G2, G3	15, 28, 45, 46, 47	15, 28, 45, 46, 47	1, 26, 30, 31, 51, 6	19, 37, 42, 64, 74, 78, 79	24, 47, 52, 79, 94, 98, 99
UART3_TX	O	UART3 transmit signal (TXD)	18, 29, 30	C2, C8, D1, G10, H3, K8	B5, C3, F3, G3	14, 29, 45, 46	14, 29, 45, 46	26, 30, 50, 64, 7	18, 36, 43, 63, 74, 78	23, 46, 53, 78, 94, 98
UART4_CTS	I	UART4 clear to send signal	6	A5, G10, J1	C1, E4	38, 8	38, 8	16, 42, 64	10, 36, 60	15, 46, 75
UART4_RTS	O	UART4 ready to send signal	13, 25, 9	A8, C9, H10, J2	B2, B3, G5	11, 17, 39	11, 17, 39	1, 17, 45, 55	13, 23, 37, 61	18, 28, 47, 76

Table 6-18. Universal Asynchronous Receiver Transmitter (UART) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
UART4_RX	I	UART4 receive signal (RXD)		G9, H1, K1	D5	37	37	15, 21, 63	35, 59, 69	45, 74, 84
UART4_TX	O	UART4 transmit signal (TXD)		F10, G2, K2	G6	36	36	14, 20, 62	34, 58, 68	44, 73, 83
UART5_CTS	I	UART5 clear to send signal		C3, D7		3	3	35	26, 3	3, 31
UART5_RTS	O	UART5 ready to send signal		A10, B3				36	27, 4	32, 4
UART5_RX	I	UART5 receive signal (RXD)	1	D3, D6, E8	F1	1	1	33	1, 24	1, 14, 29
UART5_TX	O	UART5 transmit signal (TXD)	2	B9, C4, F6	F2	2	2	34	2, 25	2, 30, 37
UART6_CTS	I	UART6 clear to send signal		D7, E4, G1				22	26, 70	31, 85, 89
UART6_RTS	O	UART6 ready to send signal		A10, F1, F2		42	42	23	27, 71	32, 86, 90
UART6_RX	I	UART6 receive signal (RXD)		E8, F5, G2				20	24, 68	29, 83, 87
UART6_TX	O	UART6 transmit signal (TXD)		B9, E5, H1				21	25, 69	30, 84, 88
UART7_CTS	I	UART7 clear to send signal	16, 20, 25, 29, 7	A6, C8, D1, D4, E10, H7, J1, J10, J2	A5, B1, C3, C5, E4, F3, G5	14, 20, 27, 31, 38, 39, 45, 9	14, 20, 27, 31, 38, 39, 45, 9	16, 17, 26, 37, 43, 5, 50, 58, 9	11, 18, 30, 41, 45, 5, 60, 61, 74	16, 23, 40, 5, 51, 55, 75, 76, 94
UART7_RTS	O	UART7 ready to send signal	19, 30, 8	A7, B3, C2, D8, F2, F3, F8, K7	A1, B4, B6, C2, E3, G3	10, 15, 21, 30, 41, 42, 46	10, 15, 21, 30, 41, 42, 46	19, 23, 30, 36, 44, 51, 59, 8	12, 19, 31, 4, 44, 67, 71, 78	17, 24, 4, 41, 54, 82, 86, 98
UART7_RX	I	UART7 receive signal (RXD)	18, 26, 28	D8, E2, H2, J8, K1, K8	B5, C2, D5, F4, F5	15, 26, 29, 37, 40, 44	15, 26, 29, 37, 40, 44	15, 18, 25, 4, 51, 7	19, 40, 43, 59, 62, 73	24, 50, 53, 74, 77, 93
UART7_TX	O	UART7 transmit signal (TXD)	17, 25, 27	C8, E1, G8, J2, K10, K2	A6, C3, G4, G5, G6	14, 25, 28, 36, 39, 43	14, 25, 28, 36, 39, 43	14, 17, 24, 3, 50, 6	18, 39, 42, 58, 61, 72	23, 49, 52, 73, 76, 92

Table 6-19. Voltage Reference Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RHB PIN	ZAW PIN	YCJ PIN	RGZ PIN	PT PIN	PM PIN	PN PIN	PZ PIN
VREF+	A	Voltage reference positive input	27	E1	G4	43	43	24	72	92
VREF-	A	Voltage reference negative input	25	J2	G5	39	39	17	61	76

6.4 Connections for Unused Pins

Table 6-20 lists the correct termination of unused pins.

Table 6-20. Connection of Unused Pins

PIN ⁽¹⁾	POTENTIAL	COMMENT
PAx, PBx, PCx	Open	Set corresponding pin functions to GPIO (PINCMx.PF = 0x1) and configure unused pins to output low or input with internal pullup/pulldown resistor.
NRST	VCC	NRST is an active-low reset signal; it must be pulled high to VCC or the device will not start, for more information refer to Section 9.1

(1) Any unused pin with a function that is shared with general-purpose I/O should follow the "PAx and PBx" unused pin connection guidelines.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
VDD	Supply voltage	At VDD pin	-0.3	4.1	V
V _I	Input voltage	Applied to any 5-V tolerant open-drain pins	-0.3	5.5	V
V _I	Input voltage	Applied to any common tolerance pins	-0.3	V _{DD} + 0.3 (4.1 MAX)	V
I _{VDD} ⁽³⁾	Current into VDD pin (source)	-40 °C ≤ T _J ≤ 130 °C		80	mA
	Current into VDD pin (source)	-40 °C ≤ T _J ≤ 90 °C		100	mA
I _{VSS} ⁽³⁾	Current out of VSS pin (sink)	-40 °C ≤ T _J ≤ 130 °C		80	mA
	Current out of VSS pin (sink)	-40 °C ≤ T _J ≤ 90 °C		100	mA
I _{IO}	Current of SDIO pin	Current sunk or sourced by SDIO pin, VDD ≥ 2.7V		6	mA
	Current of HSIO pin	Current sunk or sourced by HSIO pin, VDD ≥ 2.7V		6	mA
	Current of HDIO pin	Current sunk or sourced by HDIO pin		20	mA
	Current of ODIO pin	Current sunk by ODIO pin		20	mA
I _D	Supported diode current	Diode current at any device pin (excluding Open Drain IO)	-2	2	mA
T _A	Ambient temperature	Ambient temperature	-40	125	°C
T _J	Junction temperature	Junction temperature	-40	130	°C
T _{stg}	Storage temperature ⁽²⁾	Storage temperature ⁽²⁾	-40	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime
- (2) Higher temperatures may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.
- (3) For applications running at VDD=1.62V, I_{VDD}/I_{VSS} ≤ 20mA is required to ensure device functionality

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VDD	Supply voltage		1.62		3.6	V
VCORE	Voltage on VCORE pin ⁽²⁾			1.35		V
C _{VDD}	Capacitor connected between VDD and VSS ⁽¹⁾			10		uF
C _{VCORE}	Capacitor connected between VCORE and VSS ^{(1) (2)}			470		nF
T _A	Ambient temperature		-40		125	°C

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T _J	Max junction temperature			130	°C
f _{MCLK} (PD1 bus clock)	MCLK, CPUCLK frequency with 2 flash wait states ⁽³⁾			80	MHz
	MCLK, CPUCLK frequency with 1 flash wait state ⁽³⁾			48	
	MCLK, CPUCLK frequency with 0 flash wait states ⁽³⁾			24	
f _{ULPCLK} (PD0 bus clock)	ULPCLK frequency			40	MHz

- (1) Connect C_{VDD} and C_{VCORE} between VDD/VSS and V_{CORE}/VSS, respectively, as close to the device pins as possible. A low-ESR capacitor with at least the specified value and tolerance of ±20% or better is required for C_{VDD} and C_{VCORE}.
- (2) The V_{CORE} pin must only be connected to C_{VCORE}. Do not supply any voltage or apply any external load to the V_{CORE} pin.
- (3) Wait states are managed automatically by the system controller (SYSCTL) and do not need to be configured by application software unless MCLK is sourced from a high speed clock source (HSCLK sourced from HFCLK or SYSPLL).

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		PACKAGE	VALUE	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	nFBGA-100 (ZAW)	53.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		21	°C/W
R _{θJB}	Junction-to-board thermal resistance		32.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter		0.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter		32	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W
R _{θJA}	Junction-to-ambient thermal resistance	LQFP-100 (PZ)	72.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		21.4	°C/W
R _{θJB}	Junction-to-board thermal resistance		54.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter		1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter		53.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W
R _{θJA}	Junction-to-ambient thermal resistance	LQFP-80 (PN)	58.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		18.9	°C/W
R _{θJB}	Junction-to-board thermal resistance		38.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter		0.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter		38.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W
R _{θJA}	Junction-to-ambient thermal resistance	LQFP-64 (PM)	62	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		21.6	°C/W
R _{θJB}	Junction-to-board thermal resistance		39.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter		1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter		38.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W
R _{θJA}	Junction-to-ambient thermal resistance	LQFP-48 (PT)	70.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		27	°C/W
R _{θJB}	Junction-to-board thermal resistance		42.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter		1.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter		42.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W

THERMAL METRIC ⁽¹⁾		PACKAGE	VALUE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	VQFN-48 (RGZ)	28.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		18.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		10.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter		0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		10.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		2.8	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance	DSBGA-42 (YCJ)	TBD	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter		TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		TBD	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		TBD	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance	VQFN-32 (RHB)	31.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		22.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		12.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter		0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		12.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		2.8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Supply Current Characteristics

7.5.1 RUN/SLEEP Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals are disabled.

PARAMETER		MCLK	-40°C		25°C		85°C		105°C		125°C		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
RUN Mode													
IDD _{RUN}	MCLK=SYSPLL, SYSPLLREF=SYSOSC, CoreMark, execute from flash	80MHz	9.7		9.8		10.1		10.4		11.2		mA
		48MHz	6.2		6.3		6.6		7		7.8		
	MCLK=SYSOSC, CoreMark, execute from flash	32MHz	4.7		4.8		5.1		5.4		6.2		
		4MHz	0.9		1		1.3		1.6		2.6		
	MCLK=SYSPLL, SYSPLLREF=SYSOSC, CoreMark, execute from SRAM	80MHz	9.3		9.5		9.8		10.2		11		
		48MHz	6		6.2		6.5		6.8		7.7		
MCLK=SYSOSC, CoreMark, execute from SRAM	32MHz	4.3		4.4		4.7		5		5.9			
	4MHz	0.9		0.9		1.2		1.6		2.4			
IDD _{RUN} , per MHz	MCLK=SYSPLL, SYSPLLREF=SYSOSC, CoreMark, execute from flash	80MHz	121		123		126		130		141		uA/MHz
	MCLK=SYSPLL, SYSPLLREF=SYSOSC, While(1), execute from flash	80MHz	58	68	59	71	63	80	67	92	78	102	
SLEEP Mode													
IDD _{SLEEP}	MCLK=SYSPLL, SYSPLLREF=SYSOSC, CPU is halted	80MHz	2926	3570	3009	3806	3303	4553	3637	5496	4471	6678	uA
		48MHz	2175	2589	2248	2900	2546	3756	2881	4731	3717	5922	
	MCLK=SYSOSC, CPU is halted	32MHz	1701	2050	1767	2250	2064	3118	2397	4079	3227	5409	
		4MHz	544	694	596	772	899	1604	1233	2482	2066	4257	
IDD _{SLEEP} , per MHz	MCLK=SYSPLL, SYSPLLREF=SYSOSC, CPU is halted	80MHz	37		38		42		46		56		uA/MHz

7.5.2 STOP/STANDBY Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals not noted are disabled.

PARAMETER		ULPCLK	-40°C		25°C		85°C		105°C		125°C		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
STOP Mode													
IDD _{STOP0}	SYSOSC=32MHz, USE4MHZSTOP=0, DISABLESTOP=0	4MHz	433	480	440	495	444	500	449	512	467	516	uA
IDD _{STOP1}	SYSOSC=4MHz, USE4MHZSTOP=1, DISABLESTOP=0		217	248	223	255	229	263	235	275	255	298	
IDD _{STOP2}	SYSOSC off, DISABLESTOP=1, ULPCLK=LFCLK	32kHz	54	67	56	70	61	78	67	92	86	123	
STANDBY Mode													

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals not noted are disabled.

PARAMETER		ULPCLK	-40°C		25°C		85°C		105°C		125°C		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
IDD _{STBY0}	LFCLK=LFXT, STOPCLKSTBY=0, RTC enabled	32kHz	2	5	2.3	5	6	40	11	75	29	105	µA
IDD _{STBY1}	LFCLK=LFOSC, STOPCLKSTBY=1, RTC enabled		1.5	3	1.7	4	5	40	10	70	28	100	
	LFCLK=LFXT, STOPCLKSTBY=1, RTC enabled		1.5	3	1.7	4	5	40	10	70	28	100	
	LFCLK=LFXT, STOPCLKSTBY=1, GPIOA enabled		1.5	3	1.7	4	5	40	10	70	28	100	

7.5.3 SHUTDOWN Mode

All inputs tied to 0V or VDD. Outputs do not source or sink any current. Core regulator is powered down.

PARAMETER		VDD	-40°C		25°C		85°C		105°C		125°C		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
IDD _{SHDN}	Supply current in SHUTDOWN mode	3.3V	57		92		566		1335		3988	nA	

7.6 Power Supply Sequencing

7.6.1 Power Supply Ramp

Figure 7-1 gives the relationship of POR-, POR+, BOR0-, and BOR0+ during power-up and power-down.




Figure 7-1. Power Cycle POR/BOR Conditions - VDD

7.6.2 POR and BOR

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
dVDD/dt	VDD (supply voltage) slew rate	Rising			0.1	V/us
		Falling ⁽¹⁾			0.01	
		Falling, STANDBY			0.1	V/ms
V _{POR+}	Power-on reset voltage level	Rising	0.95	1.30	1.59	V
V _{POR-}		Falling	0.9	1.25	1.54	V
V _{HYS, POR}	POR hysteresis		30	58	74	mV

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BOR0+} , COLD	Brown-out reset voltage level 0 (default level)	-40 °C ≤ T _a ≤ 25 °C Cold start, rising	1.50	1.56	1.63	V
		25 °C ≤ T _a ≤ 125 °C Cold start, rising	1.51	1.58	1.65	
V _{BOR0+}		Rising ⁽¹⁾	1.56	1.59	1.62	
V _{BOR0-}		Falling ⁽¹⁾	1.55	1.58	1.61	
V _{BOR0, STBY}		STANDBY mode	1.51	1.56	1.61	
V _{BOR1+}		Rising ⁽¹⁾	2.13	2.17	2.21	
V _{BOR1-}	Brown-out-reset voltage level 1	Falling ⁽¹⁾	2.10	2.14	2.18	V
V _{BOR1, STBY}		STANDBY mode	2.06	2.13	2.20	
V _{BOR2+}		Rising ⁽¹⁾	2.73	2.77	2.82	
V _{BOR2-}	Brown-out-reset voltage level 2	Falling ⁽¹⁾	2.7	2.74	2.79	V
V _{BOR2, STBY}		STANDBY mode	2.62	2.71	2.8	
V _{BOR3+}		Rising ⁽¹⁾	2.88	2.96	3.04	
V _{BOR3-}	Brown-out-reset voltage level 3	Falling ⁽¹⁾	2.85	2.93	3.01	V
V _{BOR3, STBY}		STANDBY mode	2.82	2.92	3.02	
V _{HYS,BOR}		Brown-out reset hysteresis	Level 0		15	
	Levels 1-3			34	40	
T _{PD, BOR}	BOR propagation delay	RUN/SLEEP/STOP mode			5	us
		STANDBY mode			100	us

(1) Device operating in RUN, SLEEP, or STOP mode.

7.7 Flash Memory Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply						
VDD _{PGM/ERASE}	Program and erase supply voltage		1.62		3.6	V
IDDERASE	Supply current from VDD during erase operation	Supply current delta			10	mA
IDDPGM	Supply current from VDD during program operation	Supply current delta			10	mA
Endurance						
NWEC(HI_ENDURANCE)	Erase/program cycle endurance for chosen 32 sectors of flash ⁽¹⁾		100			k cycles
NWEC(NORMAL_ENDURANCE)	Erase/program cycle endurance (Flash not used for HI_ENDURANCE) ⁽¹⁾		10			k cycles
NE _(MAX)	Total erase operations before failure ⁽²⁾		802			k erase operations
NW _(MAX)	Write operations per word line before sector erase ⁽³⁾				83	write operations
Retention						
t _{RET_85}	Flash memory data retention	-40°C ≤ T _j ≤ 85°C	60			years
t _{RET_105}	Flash memory data retention	-40°C ≤ T _j ≤ 105°C	11.4			years
Program and Erase Timing						
t _{PROG (WORD, 64)}	Program time for flash word ⁽⁴⁾ ⁽⁶⁾			50	275	μs
t _{PROG (SEC, 64)}	Program time for 1kB sector ⁽⁵⁾ ⁽⁶⁾			6.4		ms

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{ERASE} (SEC)	Sector erase time	≤2k erase/program cycles, T _j ≥25°C		4	20	ms
t _{ERASE} (SEC)	Sector erase time	≤10k erase/program cycles, T _j ≥25°C		20	150	ms
t _{ERASE} (SEC)	Sector erase time	<10k erase/program cycles		20	200	ms
t _{ERASE} (BANK)	Bank erase time	<10k erase/program cycles		22	220	ms

- Up to 32 application-chosen sectors from the main flash bank(s) or data bank can be used as high endurance sectors. This enables applications that frequently update flash data such as EEPROM emulation.
- Total number of cumulative erase operations supported by the flash before failure. A sector erase or bank erase operation is considered to be one erase operation.
- Maximum number of write operations allowed per word line before the word line must be erased. If additional writes to the same word line are required, a sector erase is required once the maximum number of write operations per word line is reached.
- Program time is defined as the time from when the program command is triggered until the command completion interrupt flag is set in the flash controller.
- Sector program time is defined as the time from when the first word program command is triggered until the final word program command completes and the interrupt flag is set in the flash controller. This time includes the time needed for software to load each flash word (after the first flash word) into the flash controller during programming of the sector.
- Flash word size is 64 data bits (8 bytes). On devices with ECC, the total flash word size is 72 bits (64 data bits plus 8 ECC bits).

7.8 Timing Characteristics

VDD=3.3V, T_a=25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Wakeup Timing						
t _{WAKE, SLEEP}	Wakeup time from SLEEP0 to RUN ⁽¹⁾			1.4		us
	Wakeup time from SLEEP1 to RUN ⁽¹⁾			1.6		
	Wakeup time from SLEEP2 to RUN ⁽¹⁾			2.2		
t _{WAKE, STOP}	Wakeup time from STOP0 to RUN (SYSOSC enabled) ⁽¹⁾			8		us
	Wakeup time from STOP1 to RUN (SYSOSC enabled) ⁽¹⁾			10		
	Wakeup time from STOP2 to RUN (SYSOSC disabled) ⁽¹⁾			10		
t _{WAKE, STANDBY}	Wakeup time from STANDBY0 to RUN ⁽¹⁾			11.4		us
	Wakeup time from STANDBY1 to RUN ⁽¹⁾			11.4		
t _{WAKEUP, SHDN}	Wakeup time from SHUTDOWN to RUN ⁽²⁾	Fast boot enabled		285		us
		Fast boot disabled		315		
Asynchronous Fast Clock Request Timing						
t _{DELAY, SLEEP}	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is SLEEP1		0.34		us
		Mode is SLEEP2		0.94		
t _{DELAY, STOP}	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STOP0		0.1		us
		Mode is STOP1		2.4		
		Mode is STOP2		0.9		
t _{DELAY, STANDBY}	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STANDBY0		3		us
		Mode is STANDBY1		3.1		
Startup Timing						
t _{START, RESET}	Device cold startup time from reset/power-up ⁽³⁾	Fast boot enabled		300		us
		Fast boot disabled		350		
NRST Timing						

VDD=3.3V, T_a=25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{RST, BOOTRST}	Pulse length on NRST pin to generate BOOTRST	ULPCLK≥4MHz		1.5		us
		ULPCLK=32kHz		29		
t _{RST, POR}	Pulse length on NRST pin to generate POR			1		s

- The wake-up time is measured from the edge of an external wake-up signal (GPIO wake-up event) to the time that the first instruction of the user program is executed, with glitch filter disabled (FILTEREN=0x0) and fast wake enabled (FASTWAKEONLY=1).
- The wake-up time is measured from the edge of an external wake-up signal (IOMUX wake-up event) to the time that first instruction of the user program is executed.
- The start-up time is measured from the time that VDD crosses VBOR0- (cold start-up) to the time that the first instruction of the user program is executed.

7.9 Clock Specifications

7.9.1 System Oscillator (SYSOSC)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SYSOSC}	Factory trimmed SYSOSC frequency	SYSOSCCFG.FREQ=00 (BASE)		32		MHz
		SYSOSCCFG.FREQ=01		4		
	User trimmed SYSOSC frequency	SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=10		24		
		SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=01		16		
f _{SYSOSC}	SYSOSC frequency accuracy when frequency correction loop (FCL) is enabled and an ideal ROSC resistor is assumed ^{(1) (2)}	SETUSEFCL=1, T _a = 25 °C	-0.60		0.68	%
		SETUSEFCL=1, -40 °C ≤ T _a ≤ 85 °C	-0.80		0.93	
		SETUSEFCL=1, -40 °C ≤ T _a ≤ 105 °C	-0.80		1.1	
		SETUSEFCL=1, -40 °C ≤ T _a ≤ 125 °C	-0.80		1.3	
f _{SYSOSC}	SYSOSC accuracy when frequency correction loop (FCL) is enabled with R _{OSC} resistor put at R _{OSC} pin, for factory trimmed frequencies ^{(1) (5) (6)}	SETUSEFCL=1, T _a = 25 °C, ±0.1% ±25ppm R _{OSC}	-0.7		0.78	%
		SETUSEFCL=1, -40 °C ≤ T _a ≤ 85 °C, ±0.1% ±25ppm R _{OSC}	-1.1		1.2	
		SETUSEFCL=1, -40 °C ≤ T _a ≤ 105 °C, ±0.1% ±25ppm R _{OSC}	-1.1		1.4	
		SETUSEFCL=1, -40 °C ≤ T _a ≤ 125 °C, ±0.1% ±25ppm R _{OSC}	-1.1		1.7	
f _{SYSOSC}	SYSOSC frequency accuracy when frequency correction loop (FCL) is enabled when the internal ROSC resistor is used, 32MHz ^{(4) (5) (6)}	SETUSEFCL=1, T _a = 25 °C	-1.2		1.3	%
		SETUSEFCL=1, -40 °C ≤ T _a ≤ 125 °C	-2.1		1.6	
f _{SYSOSC}	SYSOSC frequency accuracy when frequency correction loop (FCL) is enabled when the internal ROSC resistor is used, 4MHz ^{(4) (5) (6)}	SETUSEFCL=1, T _a = 25 °C	-1.2		1.7	%
		SETUSEFCL=1, -40 °C ≤ T _a ≤ 125 °C	-2.3		1.8	
f _{SYSOSC}	SYSOSC accuracy when frequency correction loop (FCL) is disabled, 32MHz ^{(5) (6)}	SETUSEFCL=0, SYSOSCCFG.FREQ=00, -40 °C ≤ T _a ≤ 125 °C	-2.6		1.8	%
f _{SYSOSC}	SYSOSC accuracy when frequency correction loop (FCL) is disabled, for factory trimmed frequencies, 4MHz ^{(5) (6)}	SETUSEFCL=0, SYSOSCCFG.FREQ=01, -40 °C ≤ T _a ≤ 125 °C	-2.8		2.1	%
R _{OSC}	External resistor put between ROSC pin and VSS ⁽¹⁾	SETUSEFCL=1		100		kΩ
t _{settle, SYSOSC}	Settling time to target accuracy ⁽³⁾	SETUSEFCL=1, ±0.1% 25ppm R _{OSC} ⁽¹⁾			30	us

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{settle, SYSOSC}}$	f_{SYSOSC} additional undershoot accuracy during $t_{\text{settle}}^{(3)}$	SETUSEFCL=1, $\pm 0.1\%$ 25ppm $R_{\text{OSC}}^{(1)}$	-16			%

- (1) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an external reference resistor (R_{OSC}) which must be connected between the device ROSC pin and VSS when using the FCL. Accuracies are shown for a $\pm 0.1\%$ $\pm 25\text{ppm}$ R_{OSC} ; relaxed tolerance resistors may also be used (with reduced SYSOSC accuracy). See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy for various R_{OSC} accuracies. R_{OSC} does not need to be populated if the FCL is not enabled.
- (2) Represents the device accuracy only. The tolerance and temperature drift of the ROSC resistor used must be combined with this spec to determine final accuracy. Performance for a $\pm 0.1\%$ $\pm 25\text{ppm}$ R_{OSC} is given as a reference point.
- (3) When SYSOSC is waking up (for example, when exiting a low power mode) and FCL is enabled, the SYSOSC will initially undershoot the target frequency f_{SYSOSC} by an additional error of up to $f_{\text{settle, SYSOSC}}$ for the time $t_{\text{settle, SYSOSC}}$, after which the target accuracy is achieved.
- (4) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an internal reference resistor when using the FCL. See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy.
- (5) SYSOSC Accuracy is measured in the default power-up state, with MCLK = SYSOSC, the CPU is running a while(1) loop, and the SYSPLL is disabled.
- (6) SYSOSC is measured with the internal FCC counter using an external 1ms pulse as the measurement trigger.

7.9.2 Low Frequency Oscillator (LFOSC)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{LFOSC}	LFOSC frequency			32768		Hz
	LFOSC accuracy	$-40\text{ }^\circ\text{C} \leq T_a \leq 125\text{ }^\circ\text{C}$	-5		5	%
$-40\text{ }^\circ\text{C} \leq T_a \leq 85\text{ }^\circ\text{C}$		-3		3	%	
I_{LFOSC}	LFOSC current consumption			300		nA
$t_{\text{start, LFOSC}}$	LFOSC start-up time			1		ms

7.9.3 System Phase Lock Loop (SYSPLL)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{SYSPLLREF}}$	SYSPLL reference frequency range ⁽²⁾		4		48	MHz
f_{VCO}	VCO output frequency		80		400	MHz
f_{SYSPLL}	SYSPLL output frequency range ⁽¹⁾	SYSPLLCLK0, SYSPLLCLK1	2.5		200	MHz
		SYSPLLCLK2X	10		400	
DC_{PLL}	SYSPLL output duty cycle	$f_{\text{SYSPLLREF}}=32\text{MHz}$, $f_{\text{VCO}}=160\text{MHz}$	45		55	%
Jitter _{SYSPLL}	SYSPLL RMS cycle-to-cycle jitter ⁽³⁾	$f_{\text{SYSPLLREF}}=32\text{MHz}$, $f_{\text{VCO}}=160\text{MHz}$		60		ps
	SYSPLL RMS period jitter ⁽³⁾	$f_{\text{SYSPLLREF}}=32\text{MHz}$, $f_{\text{VCO}}=160\text{MHz}$		45		
I_{SYSPLL}	SYSPLL current consumption	$f_{\text{SYSPLLREF}}=32\text{MHz}$, $f_{\text{VCO}}=160\text{MHz}$		322		uA
$t_{\text{start, SYSPLL}}$	SYSPLL start-up time	$f_{\text{SYSPLLREF}}=32\text{MHz}$, PDIV=3, QDIV=39, $f_{\text{VCO}}=160\text{MHz}$, $\pm 0.5\%$ accuracy		14	24	us

- (1) The SYSPLL may support higher output frequencies than the device clock system supports. Ensure that the device maximum frequency specifications are not violated when configuring the SYSPLL output frequencies.
- (2) Please refer to SYSPLL tuning parameters in Table 2-6 inside the [Technical Reference manual](#).
- (3) PDIV=2 (8MHz loop frequency) is recommended for optimal performance

7.9.4 Low Frequency Crystal/Clock

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Low frequency crystal oscillator (LFXT)						
f_{LFXT}	LFXT frequency			32768		Hz

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC _{LFXT}	LFXT duty cycle		30		70	%
OA _{LFXT}	LFXT crystal oscillation allowance			419		kΩ
C _{L, eff}	Integrated effective load capacitance ⁽¹⁾			1		pF
t _{start, LFXT}	LFXT start-up time			1000		ms
I _{LFXT}	LFXT current consumption	XT1DRIVE=0, LOWCAP=1		200		nA
Low frequency digital clock input (LFCLK_IN)						
f _{LFIN}	LFCLK_IN frequency ⁽²⁾	SETUSEEXLF=1	29491	32768	36045	Hz
DC _{LFIN}	LFCLK_IN duty cycle ⁽²⁾	SETUSEEXLF=1	40		60	%
LFCLK Monitor						
f _{FAULTLF}	LFCLK monitor fault frequency ⁽³⁾	MONITOR=1	2800	4200	8400	Hz

- (1) This includes parasitic bond and package capacitance ($\approx 2\text{pF}$ per pin), calculated as $C_{\text{LFXIN}} \times C_{\text{LFXOUT}} / (C_{\text{LFXIN}} + C_{\text{LFXOUT}})$, where C_{LFXIN} and C_{LFXOUT} are the total capacitance at LFXIN and LFXOUT, respectively.
- (2) The digital clock input (LFCLK_IN) accepts a logic level square wave clock.
- (3) The LFCLK monitor may be used to monitor the LFXT or LFCLK_IN. It will always fault below the MIN fault frequency, and will never fault above the MAX fault frequency.

7.9.5 High Frequency Crystal/Clock

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
High frequency crystal oscillator (HFXT)						
f _{HFXT}	HFXT frequency	HFXTRSEL=00	4		8	MHz
		HFXTRSEL=01	8.01		16	
		HFXTRSEL=10	16.01		32	
		HFXTRSEL=11	32.01		48	
DC _{HFXT}	HFXT duty cycle	HFXTRSEL=00	40		65	%
		HFXTRSEL=01	40		60	
		HFXTRSEL=10	40		60	
		HFXTRSEL=11	40		60	
OA _{HFXT}	HFXT crystal oscillation allowance	HFXTRSEL=00 (4 to 8MHz range)		2		kΩ
C _{L, eff}	Integrated effective load capacitance ⁽¹⁾			1		pF
t _{start, HFXT}	HFXT start-up time ⁽²⁾	HFXTRSEL=11, 32MHz crystal		0.5		ms
I _{HFXT}	HFXT current consumption ⁽²⁾	f _{HFXT} =4MHz, R _m =300Ω, C _L =12pF		100		uA
		f _{HFXT} =48MHz, R _m =30Ω, C _L =12pF, C _m =6.26fF, L _m =1.76mH		600		
High frequency digital clock input (HFCLK_IN)						
f _{HFIN}	HFCLK_IN frequency ⁽³⁾	USEEXTHFCLK=1	4		48	MHz
DC _{HFIN}	HFCLK_IN duty cycle ⁽³⁾	USEEXTHFCLK=1	40		60	%

- (1) This includes parasitic bond and package capacitance ($\approx 2\text{pF}$ per pin), calculated as $C_{\text{HFXIN}} \times C_{\text{HFXOUT}} / (C_{\text{HFXIN}} + C_{\text{HFXOUT}})$, where C_{HFXIN} and C_{HFXOUT} are the total capacitance at HFXIN and HFXOUT, respectively.
- (2) The HFXT startup time (t_{start, HFXT}) is measured from the time the HFXT is enabled until stable oscillation for a typical crystal. Start-up time is dependent upon crystal frequency and crystal specifications. Refer to the HFXT section of the [MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual](#). Current consumption increases with higher RSEL and start up time is decreases with higher RSEL.
- (3) The digital clock input (HFCLK_IN) accepts a logic level square wave clock.

7.10 Digital IO

7.10.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V _{IH}	High level input voltage	ODIO ⁽¹⁾	VDD ≥ 1.62V	0.7*VDD		5.5	V	
			VDD ≥ 2.7V	2		5.5	V	
		All I/O except ODIO & Reset	VDD ≥ 1.62V	0.7*VDD		VDD+0.3	V	
V _{IL}	Low level input voltage	ODIO	VDD ≥ 1.62V	-0.3		0.3*VDD	V	
			VDD ≥ 2.7V	-0.3		0.8	V	
		All I/O except ODIO & Reset	VDD ≥ 1.62V	-0.3		0.3*VDD	V	
V _{HYS}	Hysteresis	ODIO		0.05*VDD			V	
		All I/O except ODIO		0.1*VDD			V	
I _{Ikg}	High-Z leakage current (All packages except PZ, PN, PM)	SDIO ^{(2) (3)}	1.62V ≤ VDD ≤ 3.6V, -40 °C ≤ T _a ≤ 125 °C			50 ⁽⁴⁾	nA	
	High-Z leakage current (PZ, PN, PM package)	SDIO ^{(2) (3)}	1.62V ≤ VDD ≤ 3.6V, -40 °C ≤ T _a ≤ 25 °C			70 ⁽⁴⁾	nA	
			1.62V ≤ VDD ≤ 3.6V, -40 °C ≤ T _a ≤ 125 °C			400 ⁽⁴⁾	nA	
R _{PU}	Pull up resistance	All I/O except ODIO	VIN = VSS		40		kΩ	
R _{PD}	Pull down resistance		VIN = VDD		40		kΩ	
C _I	Input capacitance		VDD = 3.3V		5		pF	
V _{OH}	High level output voltage	SDIO	VDD ≥ 2.7V, I _{IO} _{max} = 6mA VDD ≥ 1.71V, I _{IO} _{max} = 2mA VDD ≥ 1.62V, I _{IO} _{max} = 1.5mA -40 °C ≤ T _a ≤ 25 °C	VDD-0.4			V	
			VDD ≥ 2.7V, I _{IO} _{max} = 6mA VDD ≥ 1.71V, I _{IO} _{max} = 2mA VDD ≥ 1.62V, I _{IO} _{max} = 1.5mA -40 °C ≤ T _a ≤ 125 °C	VDD-0.45				
		HSIO	VDD ≥ 2.7V, DRV=1, I _{IO} _{max} = 6mA VDD ≥ 1.71V, DRV=1, I _{IO} _{max} = 3mA VDD ≥ 1.62V, DRV=1, I _{IO} _{max} = 2mA -40 °C ≤ T _a ≤ 25 °C	VDD-0.4				
			VDD ≥ 2.7V, DRV=1, I _{IO} _{max} = 6mA VDD ≥ 1.71V, DRV=1, I _{IO} _{max} = 3mA VDD ≥ 1.62V, DRV=1, I _{IO} _{max} = 2mA -40 °C ≤ T _a ≤ 125 °C	VDD-0.45				
			VDD ≥ 2.7V, DRV=0, I _{IO} _{max} = 4mA VDD ≥ 1.71V, DRV=0, I _{IO} _{max} = 2mA VDD ≥ 1.62V, DRV=0, I _{IO} _{max} = 1.5mA -40 °C ≤ T _a ≤ 25 °C	VDD-0.4				
			VDD ≥ 2.7V, DRV=0, I _{IO} _{max} = 4mA VDD ≥ 1.71V, DRV=0, I _{IO} _{max} = 2mA VDD ≥ 1.62V, DRV=0, I _{IO} _{max} = 1.5mA -40 °C ≤ T _a ≤ 125 °C	VDD-0.45				
			HDIO	VDD ≥ 2.7V, DRV=1 ⁽⁵⁾ , I _{IO} _{max} = 20mA VDD ≥ 1.71V, DRV=1 ⁽⁵⁾ , I _{IO} _{max} = 10mA	VDD-0.4			
				VDD ≥ 2.7V, DRV=0, I _{IO} _{max} = 6mA VDD ≥ 1.71V, DRV=0, I _{IO} _{max} = 2mA	VDD-0.4			

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OL}	Low level output voltage	SDIO	VDD≥2.7V, I _{IO} _{max} =6mA VDD≥1.71V, I _{IO} _{max} =2mA VDD≥1.62V, I _{IO} _{max} =1.5mA -40 °C ≤ T _a ≤ 25 °C			0.4	V
			VDD≥2.7V, I _{IO} _{max} =6mA VDD≥1.71V, I _{IO} _{max} =2mA VDD≥1.62V, I _{IO} _{max} =1.5mA -40 °C ≤ T _a ≤ 125 °C			0.45	
		HSIO	VDD≥2.7V, DRV=1, I _{IO} _{max} =6mA VDD≥1.71V, DRV=1, I _{IO} _{max} =3mA VDD≥1.62V, DRV=1, I _{IO} _{max} =2mA -40 °C ≤ T _a ≤ 25 °C			0.4	
			VDD≥2.7V, DRV=1, I _{IO} _{max} =6mA VDD≥1.71V, DRV=1, I _{IO} _{max} =3mA VDD≥1.62V, DRV=1, I _{IO} _{max} =2mA -40 °C ≤ T _a ≤ 125 °C			0.45	
			VDD≥2.7V, DRV=0, I _{IO} _{max} =4mA VDD≥1.71V, DRV=0, I _{IO} _{max} =2mA VDD≥1.62V, DRV=0, I _{IO} _{max} =1.5mA -40 °C ≤ T _a ≤ 25 °C			0.4	
			VDD≥2.7V, DRV=0, I _{IO} _{max} =4mA VDD≥1.71V, DRV=0, I _{IO} _{max} =2mA VDD≥1.62V, DRV=0, I _{IO} _{max} =1.5mA -40 °C ≤ T _a ≤ 125 °C			0.45	
		HDIO	VDD≥2.7V, DRV=1 ⁽⁵⁾ , I _{IO} _{max} =20mA VDD≥1.71V, DRV=1 ⁽⁵⁾ , I _{IO} _{max} =10mA			0.4	
			VDD≥2.7V, DRV=0, I _{IO} _{max} =6mA VDD≥1.71V, DRV=0, I _{IO} _{max} =2mA			0.4	
		ODIO	VDD≥2.7V, I _{OL} _{max} =8mA VDD≥1.71V, I _{OL} _{max} =4mA -40 °C ≤ T _a ≤ 25 °C			0.4	
			VDD≥2.7V, I _{OL} _{max} =8mA VDD≥1.71V, I _{OL} _{max} =4mA -40 °C ≤ T _a ≤ 125 °C			0.45	

- (1) I/O Types: ODIO = 5V Tolerant Open-Drain , SDIO = Standard-Drive , HSIO = High-Speed, HDIO = High-Drive
- (2) The leakage current is measured with VSS or VDD applied to the corresponding pin(s), unless otherwise noted.
- (3) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.
- (4) This value is for SDIO not muxed with any analog inputs. If the SDIO is muxed with analog inputs then the leakage can be higher.
- (5) When operating a HDIO in DRV=1 high drive strength configuration, a series resistor is necessary to limit the signal slew rate

7.10.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f _{max}	Port output frequency ⁽¹⁾	SDIO	VDD ≥ 2.7V, CL= 20pF			32	MHz
			VDD ≥ 1.71V, CL= 20pF			16	
		HSIO	VDD ≥ 2.7V, DRV = 1, CL= 20pF			40	
			VDD ≥ 2.7V, DRV = 0, CL= 20pF			32	
			VDD ≥ 1.71V, DRV = 1, CL= 20pF			24	
			VDD ≥ 1.71V, DRV = 0, CL= 20pF			16	
		HDIO	VDD ≥ 2.7V, DRV = 1 ⁽²⁾ , CL= 20pF			20	
			VDD ≥ 2.7V, DRV = 0, CL= 20pF			20	
			VDD ≥ 1.71V, DRV = 1 ⁽²⁾ , CL= 20pF			16	
		ODIO	VDD ≥ 1.71V, FM ⁺ , CL= 20pF - 100pF			16	
				1			
t _r , t _f	Output rise/fall time	SDIO	VDD ≥ 2.7V, CL= 20pF			3.5	ns
			VDD ≥ 1.71V, CL= 20pF			6.6	
		HSIO	VDD ≥ 2.7V, DRV = 1, CL= 20pF			1.8	
			VDD ≥ 2.7V, DRV = 0, CL= 20pF			5.9	
			VDD ≥ 1.71V, DRV = 1, CL= 20pF			3.7	
			VDD ≥ 1.71V, DRV = 0, CL= 20pF			12.6	
		HDIO	VDD ≥ 2.7V, DRV = 1, CL= 20pF			1.7	
			VDD ≥ 2.7V, DRV = 0, CL= 20pF			3.8	
			VDD ≥ 1.71V, DRV = 1, CL= 20pF			3.1	
			VDD ≥ 1.71V, DRV = 0, CL= 20pF			8.2	
t _f	Output fall time	ODIO	VDD ≥ 1.71V, FM ⁺ , CL= 20pF-100pF	20*VDD/5.5		120	ns

(1) I/O Types: ODIO = 5V Tolerant Open-Drain , SDIO = Standard-Drive , HSIO = High-Speed , HDIO = High-Drive

(2) When operating a HDIO in DRV=1 high drive strength configuration, a series resistor is necessary to limit the signal slew rate

7.11 Analog Mux VBOOST

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VBST}	VBOOST current adder	MCLK/ULPCLK is LFCLK		0.8		uA
		MCLK/ULPCLK is not LFCLK, SYSOSC frequency is 4MHz		10.6		
t _{START,VBST}	VBOOST startup time			12	20	us

7.12 ADC

7.12.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all accuracy parameters are measured using 12-bit resolution mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{in(ADC)}	Analog input voltage range ⁽¹⁾	Applies to all ADC analog input pins	0		VDD	V
V _{R+}	Positive ADC reference voltage	V _{R+} sourced from VDD		VDD		V
		V _{R+} sourced from external reference pin (VREF+)	1.4		VDD	V
		V _{R+} sourced from internal reference (VREF)		VREF		V
V _{R-}	Negative ADC reference voltage		0			V

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all accuracy parameters are measured using 12-bit resolution mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
F _S	ADC sampling frequency	RES = 0x0 (12-bit mode)			4	Msps
		RES = 0x1 (10-bit mode)			4	
		RES = 0x2 (8-bit mode) , SCOMP = 2			5.3	
I _(ADC)	Operating supply current into VDD terminal	F _S = 4MSPS, V _{R+} = VDD		1.75 ⁽²⁾		mA
C _{S/H}	ADC sample-and-hold capacitance			3.3		pF
R _{in}	ADC input resistance			0.5		kΩ
ENOB	Effective number of bits	f _{in} = 10kHz, External reference ⁽³⁾	10.9	11.1		bit
		f _{in} = 10kHz, External reference ⁽³⁾ , HW Averaging Enabled, 16 Samples and 2bit shift	12.3	12.5		
		f _{in} = 10kHz, Internal reference, V _{R+} = VREF = 2.5V (VRSEL = 4h) ⁽⁵⁾	9.9	10.8		
		f _{in} = 10kHz, Internal reference, V _{R+} = VREF = 2.5V (VRSEL = 2h)		9.8		
SNR	Signal-to-noise ratio	f _{in} = 10kHz, External reference ⁽³⁾			68	dB
		f _{in} = 10kHz, External reference ⁽³⁾ , HW Averaging Enabled, 16 Samples and 2bit shift			78	
		f _{in} = 10kHz, Internal reference, V _{R+} = VREF = 2.5V (VRSEL = 4h) ⁽⁵⁾			66	
		f _{in} = 10kHz, Internal reference, V _{R+} = VREF = 2.5V (VRSEL = 2h)			60	
PSRR _{DC}	Power supply rejection ratio, DC	External reference ⁽³⁾ , VDD = VDD _(min) to VDD _(max)			62	dB
		VDD = VDD _(min) to VDD _(max) Internal reference, V _{R+} = VREF = 2.5V			60	
PSRR _{AC}	Power supply rejection ratio, AC	External reference ⁽³⁾ , ΔVDD = 0.1 V at 1 kHz			61	dB
		ΔVDD = 0.1 V at 1 kHz Internal reference, V _{R+} = VREF = 2.5V			52	
T _{wakeup}	ADC Wakeup Time	Assumes internal reference is active			5	us
V _{SupplyMon}	Supply Monitor voltage divider (VDD/3) accuracy	ADC input channel: Supply Monitor ^{(4) (6)}	-1.5		1.5	%
I _{SupplyMon}	Supply Monitor voltage divider current consumption	ADC input channel: Supply Monitor		10		uA

- (1) The analog input voltage range must be within the selected ADC reference voltage range V_{R+} to V_{R-} for valid conversion results.
- (2) The internal reference (VREF) supply current is not included in current consumption parameter I_(ADC).
- (3) All external reference specifications are measured with V_{R+} = VREF+ = VDD = 3.3V and V_{R-} = VREF- = VSS = 0V and external 1uF cap on VREF+ pin
- (4) Analog power supply monitor. Analog input on channel 15 is disconnected and is internally connected to the voltage divider which is VDD/3.
- (5) Please note that to achieve this ENOB using internal reference VREF, VRSEL bit in MEMCTL register needs to be set to 4h. This will set the REFN as VREF- and REFP as VREF+. In this configuration ,no external connections can be made on the VREF- and VREF+ pins. The REFN pin should be connected to device ground.
- (6) Characterized using external reference (VREFSEL = 1)

7.12.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{ADCCLK}	ADC clock frequency		4		48	MHz
t _{ADC trigger}	Software trigger minimum width		3			ADCCLK cycles
t _{Sample}	Sampling time	12-bit mode, R _S = 50Ω, C _{pext} = 10pF	62.5			ns
t _{Sample_DAC}	Sampling time with DAC as input		0.5			μs
t _{Sample_SupplyMon}	Sample time with Supply Monitor (VDD/3)		5			μs

7.12.3 Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all linearity parameters are measured using 12-bit resolution mode (unless otherwise noted) ⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
E _I	Integral linearity error (INL)	External reference ⁽²⁾		-2	2	LSB
E _D	Differential linearity error (DNL) Guaranteed no missing codes	External reference ⁽²⁾		-1	1	LSB
E _O	Offset error	Internal or External reference ^{(2) (3)}		-3.5	3.5	mV
E _G	Gain error	External reference, VRSEL = 1h ⁽²⁾		-4	4	LSB

- (1) Total Unadjusted Error (TUE) can be calculated from E_I, E_O, and E_G using the following formula: $TUE = \sqrt{E_I^2 + |E_O|^2 + E_G^2}$
Note: You must convert all of the errors into the same unit, usually LSB, for the above equation to be accurate
- (2) All external reference specifications are measured with V_{R+} = VREF+ = VDD and V_{R-} = VSS = 0V, external 1uF cap on VREF+ pin.
- (3) Please note that to achieve this offset error using internal reference VREF, VRSEL bit in MEMCTL register needs to be set to the external reference mode. This will set the REFN as VREF- and REFP as VREF+. In this configuration, no external connections can be made on the VREF- and VREF+ pins.

7.12.4 Typical Connection Diagram




Figure 7-2. ADC Input Network

1. Refer to [Electrical Characteristics](#) for the values of R_{in} and C_{S/H}
2. Refer to [Digital IO Electrical Characteristics](#) for the value of C_I
3. C_{par} and R_{par} represent the parasitic capacitance and resistance of the external ADC input circuitry

Use the following equations to solve for the minimum sampling time (T) required for an ADC conversion:

1. $\tau = (R_{par} + R_{in}) * C_{S/H} + R_{par} * (C_{par} + C_I)$
2. $K = \ln(2^n / \text{Settling error}) - \ln((C_{par} + C_I) / C_{S/H})$
3. $T (\text{Min sampling time}) = K * \tau$

7.13 Temperature Sensor

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
TS _{TRIM}	Factory trim temperature ⁽²⁾	ADC and VREF configuration: RES=0 (12-bit mode), VRSEL=2h (VREF=1.4V), cap=1uF on VREF+, ADC t _{Sample} =12.5μs		27	30	33	°C
TS _C	Temperature coefficient	-40 °C ≤ T _J ≤ 130 °C		-2.05	-1.9	-1.75	mV/°C
t _{SET, TS}	Temperature sensor settling time ⁽³⁾	ADC and VREF configuration: RES=0 (12-bit mode), VRSEL= 2h (VREF=1.4V), ADC CHANNEL=11				12.5	us

- (1) Effective absolute temperature accuracy may be computed by combining the relative temperature accuracy together with the trim accuracy, and accounting for any analog to digital conversion error.
- (2) Higher absolute accuracy may be achieved through user calibration. Please refer to temperature sensor chapter in detailed description section.
- (3) This is the minimum required ADC sampling time when measuring the temperature sensor.

7.14 VREF

7.14.1 Voltage Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD _{min}	Minimum supply voltage needed for VREF operation	BUFCONFIG = 1	1.62			V
		BUFCONFIG = 0	2.7			
VREF	Voltage reference output voltage	BUFCONFIG = 1	1.38	1.4	1.42	V
		BUFCONFIG = 0	2.46	2.5	2.54	

7.14.2 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VREF}	VREF operating supply current	BUFCONFIG = {0, 1}, No load		189	330	μA
I _{Drive}	VREF output drive strength ⁽¹⁾	Drive strength supported on VREF+ device pin			100	μA
I _{SC}	VREF short circuit current				100	mA
TC _{VREF}	Temperature coefficient of VREF (Bandgap+VRBUF) ⁽²⁾	BUFCONFIG = {1}			80	ppm/°C
TC _{VREF}	Temperature coefficient of VREF (Bandgap+VRBUF) ⁽²⁾	BUFCONFIG = {0}			80	ppm/°C
TC _{drift}	Long term VREF drift	Time = 1000 hours, BUFCONFIG = {0, 1}, T = 25°C			300	ppm
PSRR _{DC}	VREF Power supply rejection ratio, DC	VDD = 1.7 V to VDDmax, BUFCONFIG = 1	60	70		dB
		VDD = 2.7 V to VDDmax, BUFCONFIG = 0	50	60		
V _{noise}	RMS noise at VREF output (0.1 Hz to 100 MHz)	BUFCONFIG = 1		500		μVrms
		BUFCONFIG = 0		900		
C _{VREF}	Recommended VREF decoupling capacitor on VREF+ pin ^{(3) (4) (5)}		0.7	1	1.15	μF
T _{startup}	VREF startup time	BUFCONFIG = {0, 1}, VDD ≥ 2.7 V, C _{VREF} = 1μF			200	μS
T _{refresh}	VREF External capacitor refresh time	BUFCONFIG = {0, 1}, VDD ≥ 2.7 V, C _{VREF} = 1μF	31.25			

- (1) The specified MAX output drive strength is supported regardless of which peripherals are being used in the device.
- (2) The temperature coefficient of the VREF output is the sum of TC_{VRBUF} and the temperature coefficient of the internal bandgap reference.
- (3) Decoupling capacitor (C_{VREF}) is required when using the internal voltage reference VREF and should be connected from the VREF+ pin to VREF-/GND. When using the VREF+/- pins to supply an external reference, a decoupling capacitor value should be selected based on the external reference source.
- (4) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable
- (5) The VREF module should only be enabled when C_{VREF} is connected and should not be enabled otherwise.

7.15 Comparator (COMP)

7.15.1 Comparator Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Comparator Electrical Characteristics						
V _{cm}	Common mode input range		0		VDD	V
V _{offset}	Input offset voltage		-20		20	mV
V _{hys}	DC input hysteresis	HYST=00h		0.4		mV
		HYST=01h		10		
		HYST=02h		20		
		HYST=03h		30		

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PD_ls}	Propagation delay, response time	Output Filter off, Overdrive = 100 mV, High Speed Mode		32	50	ns
		Output Filter off, Overdrive = 100 mV, Low Power Mode		1.2	4	μs
t _{en}	Comparator enable time	Startup time to reach propagation delay specification, High Speed Mode (comparator only)			5	μs
		Startup time to reach propagation delay specification, Low Power Mode (comparator only)			10	μs
I _{comp}	Comparator current consumption.	V _{cm} = VDD/2, 100mV overdrive, DAC output as a voltage reference, VDD is reference for DAC, High Speed Mode		130	200	μA
		V _{cm} = VDD/2, 100mV overdrive, DAC output as a voltage reference, VDD is reference for DAC, Low Power Mode		0.85	2.7	μA
		V _{cm} = VDD/2, 100mV overdrive, comparator only, High Speed Mode		120	180	μA
		V _{cm} = VDD/2, 100mV overdrive, comparator only, Low Power Mode		0.7	2.1	μA
I _{comp}	Comparator +VREF current consumption in low power	V _{cm} = VDD/2, 100mV overdrive, DAC output as a voltage reference, Internal VREF is reference for DAC, Low Power Mode. VREF registers SHCYCLE=0xC0, HCYCLE=0xC0, SHMODE=1		3.5		uA
8-bit DAC Electrical Characteristics						
V _{dac}	DAC output range		0		VDD	V
V _{dac-code}	8-bit DAC output voltage for a given code	V _{IN} = reference voltage into 8-bit DAC, code n = 0 to 255		V _{IN} × (n+1) / 256		V
INL	Integral nonlinearity of 8-bit DAC		-1		1	LSB
DNL	Differential nonlinearity of 8-bit DAC		-1		1	LSB
Gain error	Gain error of 8-bit DAC	Reference voltage = VDD	-2		2	% of FSR
Offset error	Offset error of 8-bit DAC		-5		5	mV
t _{dac_settle}	8-bit DAC settling time in static mode	DACCODE0 = 0 → 255, DAC output accurate to 1 LSB		1.5		μs

7.16 DAC

7.16.1 DAC_Supply Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{REF}	Reference voltage	VDD, External, Internal(1.4V, 2.5V)	1.4		VDD	V
I _{DAC}	DAC current consumption from VDD	VREF= VDD, No load, DAC code = 0x800		400		μA

7.16.2 DAC Output Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _O	Output voltage range	No load, Vref = VDD, DATA = 0x0			20	mV
		No load, Vref = VDD, DATA = 0xFFFF	VDD-0.05	VDD-0.01	VDD	V
		R _{load} = 3.3kΩ, Vref = VDD, DATA = 0x0			0.13	V
		R _{load} = 3.3kΩ, Vref = VDD, DATA = 0xFFFF	VDD-0.13	VDD-0.1	VDD	V
C _{L(DAC)}	Load capacitance			100	pF	
I _{L(DAC)}	Load current		-1		1	mA
R _{OUT(DAC)}	Output resistance	R _{load} = 3.3kΩ, Vref = VDD, V _O = 0.3V to VDD-0.3V		1.2	10	Ω

7.16.3 DAC Dynamic Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate	DATA = 0x80 → 0xF7F → 0x80, Vref = external reference		5.5		V/μs
GE	Glitch energy	DATA = 0x800 → 0x7FF → 0x800, Vref = external reference		1.2		nV-s
PSRR_DC	Power supply rejection ratio, DC	ΔVDD = 100 mV, DATA = 0xFFF, Vref = external reference		79.5		dB
PSRR_AC	Power supply rejection ratio, AC	ΔVDD = 100mV at 100kHz, DATA = 0xFFF, Vref = external reference		25.7		dB
SNR	Signal-to-noise ratio	Vref = external reference, 4kHz input with 1Msps sampling rate ⁽¹⁾		80.9		dB
THD	Total harmonic distortion	Vref = external reference, 4kHz input with 1Msps sampling rate ⁽¹⁾		71.5		dB
SINAD	Signal-to-noise and distortion	Vref = external reference, 4kHz input with 1Msps sampling rate ⁽¹⁾		71.1		dB
ENOB	Effective number of bits	Vref = external reference, 4kHz input with 1Msps sampling rate ⁽¹⁾		11.5		bits

(1) A low pass filter with 300 Hz to 4 kHz pass band connected at DAC output pin.

7.16.4 DAC Linearity Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution				12		bits
DNL	Differential nonlinearity	Vref = internal or external or VDD reference ⁽¹⁾	-1		1	LSB
INL	Integral nonlinearity	Vref = internal or external or VDD reference ⁽¹⁾	-4		4	LSB
E _G	Gain error	Vref = internal or external or VDD reference ⁽¹⁾	-2	0.5	2	%FSR
E _O	Offset error	Vref = internal or external reference or vdd, With calibration ⁽¹⁾	-2	0.5	2	mV
E _O	Offset error	Vref = internal or external or VDD reference, without calibration ⁽¹⁾	-20		20	mV
t _{cal}	Time for offset calibration		1.3			ms

(1) DAC valid output range is 0.3 to VDD-0.3

7.16.5 DAC Timing Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{ON,12b}	Turn on time from off state (VREF ready)	DATA = 0xFFF, Error < ±2 LSB, Vref = internal reference		4.5	6.9	μs
t _{S(FS)}	Full scale settling time	DATA = 0x1EC->0xFFF->0x1EC, Error < ±2 LSB, Vref = internal reference		0.8	1	μs

7.17 I2C

7.17.1 I2C Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	Standard mode		Fast mode		Fast mode plus		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{I2C}	I2C input clock frequency		2	32	8	32	20	32	MHz
f _{SCL}	SCL clock frequency		0.025	0.1		0.4		1	MHz
t _{HD,STA}	Hold time (repeated) START		4		0.6		0.26		us
t _{LOW}	LOW period of the SCL clock		4.7		1.3		0.5		us
t _{HIGH}	High period of the SCL clock		4		0.6		0.26		us
t _{SU,STA}	Setup time for a repeated START		4.7		0.6		0.26		us
t _{HD,DAT}	Data hold time		0		0		0		ns
t _{SU,DAT}	Data setup time		250		100		50		ns
t _{SU,STO}	Setup time for STOP		4		0.6		0.26		us

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	Standard mode		Fast mode		Fast mode plus		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{BUF}	bus free time between a STOP and START condition		4.7		1.3		0.5		us
$t_{VD,DAT}$	data valid time			3.45		0.9		0.45	us
$t_{VD,ACK}$	data valid acknowledge time			3.45		0.9		0.45	us

7.17.2 I2C Filter

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{SP}	Pulse duration of spikes suppressed by input filter	AGFSELx = 0		6		ns
		AGFSELx = 1		14	35	
		AGFSELx = 2		22	60	
		AGFSELx = 3		35	90	

7.17.3 I²C Timing Diagram




Figure 7-3. I2C Timing Diagram

7.18 SPI

7.18.1 SPI

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
f_{SPI}	SPI clock frequency	Clock max speed \geq 32MHz 1.62 < VDD < 3.6V Peripheral or Controller mode			16 ⁽⁴⁾	MHz
		Clock max speed \geq 48MHz 1.62 < VDD < 2.7V Peripheral or Controller mode with High speed IO			24 ⁽⁴⁾	
		Clock max speed \geq 64MHz 2.7 < VDD < 3.6V Peripheral or Controller mode with High speed IO			32 ⁽⁴⁾	
DC_{SCK}	SCK Duty Cycle		40	50	60	%
Controller						
$t_{SCLK,H/L}$	SCLK High or Low time		$(t_{SPI}/2) - 1$	$t_{SPI} / 2$	$(t_{SPI}/2) + 1$	ns

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{CS,LEAD}	CS lead-time, CS active to clock	SPH=0	1 SPI Clock			ns	
		SPH=1	1/2 SPI Clock				
t _{CS,LAG}	CS lag time, Last clock to CS inactive	SPH=0	1/2 SPI Clock			ns	
		SPH=1	1 SPI Clock				
t _{CS,ACC}	CS access time, CS active to PICO data out				1/2 SPI Clock	ns	
t _{CS,DIS}	CS disable time, CS inactive to PICO high impedance				1 SPI Clock	ns	
t _{SU,CI}	POCI input data setup time ⁽¹⁾	2.7 < VDD < 3.6V, delayed sampling enabled	1			ns	
		1.62 < VDD < 2.7V, delayed sampling enabled	2				
		2.7 < VDD < 3.6V, no delayed sampling	28				
		1.62 < VDD < 2.7V, no delayed sampling	35				
t _{HD,CI}	POCI input data hold time	delayed sampling enabled	24			ns	
		no delayed sampling	0				
t _{VALID,CO}	PICO output data valid time ⁽²⁾				7	ns	
t _{HD,CO}	PICO output data hold time ⁽³⁾		0			ns	
Peripheral							
t _{CS,LEAD}	CS lead-time, CS active to clock		10.5			ns	
t _{CS,LAG}	CS lag time, Last clock to CS inactive		1			ns	
t _{CS,ACC}	CS access time, CS active to POCI data out				24	ns	
t _{CS,DIS}	CS disable time, CS inactive to POCI high impedance				24	ns	
t _{SU,PI}	PICO input data setup time		7.5			ns	
t _{HD,PI}	PICO input data hold time		2			ns	
t _{VALID,PO}	POCI output data valid time ⁽²⁾	2.7 < VDD < 3.6V				25	ns
		1.62 < VDD < 2.7V				29	
t _{HD,PO}	POCI output data hold time ⁽³⁾		5.5			ns	

- (1) The POCI input data setup time can be fully compensated when delayed sampling feature is enabled.
(2) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge
(3) Specifies how long data on the output is valid after the output changing SCLK clock edge
(4) $f_{SPIclk} = 1/2t_{LO/HI}$ with $t_{LO/HI} = \max(t_{VALID,CO} + t_{SU,PI}, t_{SU,CI} + t_{VALID,PO})$.

7.18.2 SPI Timing Diagram




Figure 7-4. SPI timing diagram - Controller Mode




Figure 7-5. SPI timing diagram - Peripheral Mode

7.19 UART

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{UART}	UART input clock frequency	UART in Power Domain1			80	MHz
		UART in Power Domain0			40	
f _{BITCLK}	BITCLK clock frequency(equals baud rate in MBaud)	UART in Power Domain1			10	MHz
		UART in Power Domain0			5	

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SP}	Pulse duration of spikes suppressed by input filter ⁽¹⁾	AGFSELx = 0		6		ns
		AGFSELx = 1		14	35	
		AGFSELx = 2		22	60	
		AGFSELx = 3		35	90	

(1) Pulses on the UART receive input (RX) that are shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch time can limit the maximum useable baud rate. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

7.20 TIMx

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{res}	Timer resolution time	TIMx in Power Domain 1, f _{TIMxCLK} = 80MHz	12.5			ns
		TIMx in Power Domain 0, f _{TIMxCLK} = 40MHz	25			ns
			1			t _{TIMxCLK}

7.21 TRNG

7.21.1 TRNG Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRNG _I ACT	TRNG active current	TRNG clock = 20MHz		115		μA

7.21.2 TRNG Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRNGCLK _F	TRNG input clock frequency		9.5	10	25	MHz
TRNG _{STARTUP}	TRNG startup time			520		μs
TRNG _{LAT32}	Latency to generate 32 random bits	Decimation ratio = 4, TRNG clock = 20MHz		6.4		μs
TRNG _{LAT256}	Latency to generate 256 random bits	Decimation ratio = 4, TRNG clock = 20MHz		51.2		μs

7.22 Emulation and Debug

7.22.1 SWD Timing

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SWD}	SWD frequency				10	MHz

8 Detailed Description

The following sections describe all of the components that make up the devices in this data sheet. The peripherals integrated into these devices are configured by software through Memory Mapped Registers (MMRs). For more details, see the corresponding chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.1 Functional Block Diagram

MSPM0Gx51x Functional Block Diagram shows the MSPM0Gx51x functional block diagram.




Figure 8-1. MSPM0Gx51x Functional Block Diagram

8.2 CPU

The CPU sub system (MCPUSS) implements an ARM Cortex-M0+ CPU, an instruction pre-fetch/cache, a system timer, a memory protection unit, and interrupt management features. The ARM Cortex-M0+ is a cost-optimized, 32-bit CPU which delivers high performance and low power to embedded applications. Key features of the CPU Sub System include:

- ARM Cortex-M0+ CPU supporting clock frequencies from 32kHz to 80MHz
 - ARMv6-M Thumb instruction set (little endian) with single-cycle 32x32 multiply instruction
 - Single-cycle access to GPIO registers via ARM single-cycle IO port
- Pre-fetch logic to improve sequential code execution, and I-cache with 4 64-bit cache lines
- System timer (SysTick) with 24-bit down counter and automatic reload
- Memory protection unit (MPU) with 8 programmable regions
- Nested vectored interrupt controller (NVIC) with 4 programmable priority levels and tail-chaining
- Interrupt groups for expanding the total interrupt sources, with jump index for low interrupt latency

8.3 Operating Modes

MSPM0G MCUs provide five main operating modes (power modes) to allow for optimization of the device power consumption based on application requirements. In order of decreasing power, the modes are: RUN, SLEEP, STOP, STANDBY, and SHUTDOWN. The CPU is active executing code in RUN mode. Peripheral interrupt events can wake the device from SLEEP, STOP, or STANDBY mode to the RUN mode. SHUTDOWN mode completely disables the internal core regulator to minimize power consumption, and wake is only possible via NRST, SWD, or a logic level match on certain IOs. RUN, SLEEP, STOP, and STANDBY modes also include several configurable policy options (e.g. RUN.x) for balancing performance with power consumption.

To further balance performance and power consumption, MSPM0G devices implement two power domains: PD1 (for the CPU, memories, and high performance peripherals), and PD0 (for low speed, low power peripherals). PD1 is always powered in RUN and SLEEP modes, but is disabled in all other modes. PD0 is always powered in RUN, SLEEP, STOP, and STANDBY modes. PD1 and PD0 are both disabled in SHUTDOWN mode.

8.3.1 Functionality by Operating Mode (MSPM0Gx51x)

Supported functionality in each operating mode is given in [Table 8-1](#).

Functional key:

- **EN**: The function is enabled in the specified mode.
- **DIS**: The function is disabled (either clock or power gated) in the specified mode, but the function's configuration is retained.
- **OPT**: The function is optional in the specified mode, and remains enabled if configured to be enabled.
- **NS**: The function is not automatically disabled in the specified mode, but it is not supported.
- **OFF**: The function is fully powered off in the specified mode, and no configuration information is retained. When waking up from an OFF state, all module registers must be re-configured to the desired settings by application software.

Table 8-1. Supported Functionality by Operating Mode

OPERATING MODE		RUN			SLEEP			STOP			STANDBY		SHUTDOWN
		RUN0	RUN1	RUN2	SLEEP0	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	
Oscillators	SYSOSC	EN		DIS	EN		DIS	OPT ⁽¹⁾	EN	DIS	DIS		OFF
	LFOSC or LFXT	EN (LFOSC or LFXT)											OFF
	HFXT	OPT	DIS		OPT	DIS		DIS			DIS		OFF
	SYSPLL	OPT	DIS ⁽⁴⁾		OPT	DIS ⁽⁴⁾		DIS ⁽⁴⁾			DIS ⁽⁴⁾		OFF

Table 8-1. Supported Functionality by Operating Mode (continued)

OPERATING MODE		RUN			SLEEP			STOP			STANDBY		SHUTDOWN
		RUN0	RUN1	RUN2	SLEEP0	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	
Clocks	CPUCLK	80 MHz	32 kHz		DIS							OFF	
	MCLK to PD1	80 MHz	32 kHz		80 MHz	32 kHz		DIS				OFF	
	ULPCLK to PD0	40 MHz	32 kHz		40 MHz	32 kHz		4 MHz ⁽¹⁾	4 MHz	32 kHz	32 kHz	DIS	OFF
	ULPCLK to TIMG0/8/9/14	40 MHz	32 kHz		40 MHz	32 kHz		4 MHz ⁽¹⁾	4 MHz	32 kHz	32 kHz	32 kHz ⁽²⁾	OFF
	RTCCLK	32 kHz											OFF
	MFCLK	OPT	DIS		OPT	DIS		OPT	DIS		DIS		OFF
	MFPCLK	OPT	DIS		OPT	DIS		OPT	DIS		DIS		OFF
	LFCLK to PD0/1	32 kHz										DIS	OFF
	LFCLK to TIMG0/8/9/14	32 kHz										32 kHz ⁽²⁾	OFF
	LFCLK Monitor	OPT											OFF
MCLK Monitor	OPT										DIS	OFF	
PMU	POR monitor	EN											
	BOR monitor	EN											OFF
	Core regulator	FULL DRIVE						REDUCED DRIVE		LOW DRIVE			
Core Functions	CPU	EN			DIS							OFF	
	DMA	OPT						DIS (triggers supported)				OFF	
	Flash	EN						DIS				OFF	
	SRAM (B0)	EN						DIS				OFF	
	SRAM (B1)	OPT						DIS / OFF		OFF			
PD1 Peripherals	MATHACL	OPT						OFF				OFF	
	UART3/4/5/6	OPT						DIS				OFF	
	SPI0/1/2	OPT						DIS				OFF	
	MCAN0/1	OPT	OFF		OPT	OFF		OFF				OFF	
	TIMA0/1	OPT						OFF				OFF	
	TIMG6/7/12	OPT						OFF				OFF	
	AESADV	OPT						OFF				OFF	
	CRC-P	OPT						DIS				OFF	
TRNG	OPT						OFF				OFF		
PD0 Peripherals	GPIOA/B/C ⁽³⁾	OPT									OPT ⁽²⁾	OFF	
	UART0/1/7	OPT									OPT ⁽²⁾	OFF	
	I2C0/1/2	OPT									OPT ⁽²⁾	OFF	
	TIMG0/8/9/14	OPT									OPT ⁽²⁾	OFF	
	WWDT0/1	OPT									DIS	OFF	
	IWDT	OPT											OFF
	RTC_B	OPT											OFF
	Keystore	OPT											OFF

Table 8-1. Supported Functionality by Operating Mode (continued)

OPERATING MODE		RUN			SLEEP			STOP			STANDBY		SHUTDOWN
		RUN0	RUN1	RUN2	SLEEP0	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	
Analog	VREF	OPT										OFF	
	ADC0/1 ⁽³⁾	OPT							NS (triggers supported)			OFF	
	COMP0/1/2	OPT	OPT (ULP)	OPT	OPT (ULP)	OPT	OPT (ULP)					OFF	
	DAC0	OPT							NS			OFF	
	Temperature Sensor	OPT									OFF	OFF	
IOMUX and IO Wakeup		EN										DIS w/ WAKE	
Wake Sources		N/A			ANY IRQ			PD0 IRQ				IOMUX, NRST, SWD	

- (1) If STOP0 is entered from RUN1 (SYSOSC enabled but MCLK sourced from LFCLK), SYSOSC remains enabled as it was in RUN1, and ULPCLK remains at 32 kHz as it was in RUN1. If STOP0 is entered from RUN2 (SYSOSC was disabled and MCLK was sourced from LFCLK), SYSOSC remains disabled as it was in RUN2, and ULPCLK remains at 32 kHz as it was in RUN2.
- (2) When using the STANDBY1 policy for STANDBY, only specific peripherals (TIMG0, TIMG8, TIMG9, TIMG14, and RTC) are clocked. Other PD0 peripherals can generate an asynchronous fast clock request upon external activity but are not actively clocked.
- (3) For ADCx and GPIOx Ports, the digital logic is in PD0 and the register interface is in PD1. These peripherals support fast single-cycle register access when PD1 is active and also support basic operation down to STANDBY mode where PD0 is still active.
- (4) SYSPLL is not automatically disabled, and needs to be manually disabled through the HSCLKEN.SYSPLEN field within the SYSCTL registers in order to reduce power consumption.

8.4 Power Management Unit (PMU)

The power management unit (PMU) generates the internally regulated core supplies for the device and provides supervision of the external supply (VDD). The PMU also contains the bandgap voltage reference used by the PMU itself as well as analog peripherals. Key features of the PMU include:

- Power-on reset (POR) supply monitor
- Brown-out reset (BOR) supply monitor with early warning capability using three programmable thresholds
- Core regulator with support for RUN, SLEEP, STOP, and STANDBY operating modes to dynamically balance performance with power consumption
- Parity-protected trim to immediately generate a power-on reset (POR) in the event that a power management trim is corrupted

For more details, see the PMU chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.5 Clock Module (CKM)

The clock module provides the following oscillators:

- **LFOSC**: Internal low-frequency oscillator (32KHz)
- **SYSOSC**: Internal high-frequency oscillator (4MHz or 32MHz with factory trim, 16MHz or 24MHz with user trim)
- **LFXT/LFCKIN** : low-frequency external crystal oscillator or digital clock input (32KHz)
- **HFXT/HFCKIN**: high-frequency external crystal oscillator or digital clock input (4 to 48MHz)
- **SYSPLL**: system phase locked loop with 3 outputs (32 to 80MHz)

The following clocks are distributed by the clock module for use by the processor, bus, and peripherals:

- **MCLK**: Main system clock for PD1 peripherals, derived from SYSOSC, LFCLK, or HSCLK, active in RUN and SLEEP modes

- **CPUCLK**: Clock for the processor (derived from MCLK), active in RUN mode
- **ULPCLK**: Ultra-low power clock for PD0 peripherals, active in RUN, SLEEP, STOP, and STANDBY modes
- **MFCLK**: 4MHz fixed mid-frequency clock for peripherals, available in RUN, SLEEP, and STOP modes
- **MFPCLK**: 4MHz fixed mid-frequency precision clock, available in RUN, SLEEP, and STOP modes
- **LFCLK**: 32kHz fixed low-frequency clock for peripherals or MCLK, active in RUN, SLEEP, STOP, and STANDBY modes
- **ADCCLK**: ADC clock, available in RUN, SLEEP and STOP modes
- **CLK_OUT**: Used to output a clock externally, available in RUN, SLEEP, STOP, and STANDBY modes
- **HFCLK**: High frequency clock derived from HFXT or HFCLK_IN, available in RUN and SLEEP mode
- **HSCLK**: High speed clock derived from HFCLK or the SYSPLL, available in RUN and SLEEP mode
- **CANCLK**: CAN functional clock, derived from HFCLK or SYSPLL

For more details, see the CKM chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.6 DMA

The direct memory access (DMA) controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA can be used to move data from ADC conversion memory to SRAM. The DMA reduces system power consumption by allowing the CPU to remain in low power mode, without having to awaken to move data to or from a peripheral.

The DMA in these devices support the following key features:

- 12 independent DMA transfer channels
 - 6 full-feature channel (DMA0-DMA5), supporting repeated transfer modes
 - 6 basic channels (DMA6-DMA11) supporting single transfer modes
- Configurable DMA channel priorities
- Byte (8-bit), short word (16-bit), word (32-bit) and long word (64-bit) and long-long word (128-bit) or mixed byte and word transfer capability
- Transfer counter block size supports up to 64k transfers of any data type
- Configurable DMA transfer trigger selection
- Active channel interruption to service other channels
- Early interrupt generation for ping-pong buffer architecture
- Cascading channels upon completion of activity on another channel
- Stride mode to support data re-organization, such as 3-phase metering applications
- Gather mode

Table 8-2. DMA Features

Feature	FULL	BASIC
Channel#	0,1,2,3,4,5	6,7,8,9,10,11
Repeat Mode	Yes	-
Table & Fill Mode	Yes	-
Gather Mode	Yes	-
Pre-IRQ	Yes	-
Auto Enable	Yes	Yes
Long Long (128-bit) Transfer	Yes	Yes
Stride Mode	Yes	Yes
Cascading Channel Support	Yes	Yes

Table 8-3 lists the available triggers for the DMA which are configured using the DMATCTL.DMATSEL control bits in the DMA memory mapped registers.

Table 8-3. DMA Trigger Mapping

DMACTL.DMATSEL	Trigger Source	DMACTL.DMATSEL	Trigger Source
0	Software	17	SPI2 Publisher 2
1	Generic Subscriber (FSUB_0)	18	UART3 Publisher 1
2	Generic Subscriber (FSUB_1)	19	UART3 Publisher 2
3	AESADV Publisher 1	20	UART4 Publisher 1
4	AESADV Publisher 2	21	UART4 Publisher 2
5	DAC0 Publisher 2	22	UART5 Publisher 1
6	I2C0 Publisher 1	23	UART5 Publisher 2
7	I2C0 Publisher 2	24	UART6 Publisher 1
8	I2C1 Publisher 1	25	UART6 Publisher 2
9	I2C1 Publisher 2	26	UART0 Publisher 1
10	I2C2 Publisher 1	27	UART0 Publisher 2
11	I2C2 Publisher 2	28	UART7 Publisher 1
12	SPI0 Publisher 1	29	UART7 Publisher 2
13	SPI0 Publisher 2	30	UART1 Publisher 1
14	SPI1 Publisher 1	31	UART1 Publisher 2
15	SPI1 Publisher 2	32	ADC0 DMA Trigger
16	SPI2 Publisher 1	33	ADC1 DMA Trigger

For more details, see the DMA chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.7 Events

The event manager transfers digital events from one entity (for example, a peripheral) to another (for example, a second peripheral, the DMA, or the CPU). The event manager implements event transfer through a defined set of event publishers (generators) and subscribers (receivers) which are interconnected through an event fabric containing a combination of static and programmable routes.

Events which are transferred by the event manager include:

- Peripheral event transferred to the CPU as an interrupt request (IRQ) (Static Event)
 - Example: RTC interrupt is sent to the CPU
- Peripheral event transferred to the DMA as a DMA trigger (DMA Event)
 - Example: UART data receive trigger to DMA to request a DMA transfer
- Peripheral event transferred to another peripheral to directly trigger an action in hardware (Generic Event)
 - Example: TIMx timer peripheral publishes a periodic event to the ADC subscriber port, and the ADC uses the event to trigger start-of-sampling

Refer to Event chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#) for more information.

Table 8-4. Generic Event Channels

A generic route is either a point-to-point (1:1) route or a point-to-two (1:2) splitter route in which the peripheral publishing the event is configured to use one of several available generic route channels to publish its event to another entity (or entities, in the case of a splitter route), where an entity may be another peripheral, a generic DMA trigger event, or a generic CPU event.

CHANID	Generic Route Channel Selection	Channel Type
0	No generic event channel selected	N/A
1	Generic event channel 1 selected	1 : 1
2	Generic event channel 2 selected	1 : 1
3	Generic event channel 3 selected	1 : 1
4	Generic event channel 4 selected	1 : 1

Table 8-4. Generic Event Channels (continued)

A generic route is either a point-to-point (1:1) route or a point-to-two (1:2) splitter route in which the peripheral publishing the event is configured to use one of several available generic route channels to publish its event to another entity (or entities, in the case of a splitter route), where an entity may be another peripheral, a generic DMA trigger event, or a generic CPU event.

CHANID	Generic Route Channel Selection	Channel Type
5	Generic event channel 5 selected	1 : 1
6	Generic event channel 6 selected	1 : 1
7	Generic event channel 7 selected	1 : 1
8	Generic event channel 8 selected	1 : 1
9	Generic event channel 9 selected	1 : 1
10	Generic event channel 10 selected	1 : 1
11	Generic event channel 11 selected	1 : 1
12	Generic event channel 12 selected	1 : 2 (splitter)
13	Generic event channel 13 selected	1 : 2 (splitter)
14	Generic event channel 14 selected	1 : 2 (splitter)
15	Generic event channel 15 selected	1 : 2 (splitter)

8.8 Memory

8.8.1 Memory Organization

Table 8-5 summarizes the memory map of the devices. For more information about the memory region detail, see the *Platform Memory Map* section in the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

Table 8-5. Memory Organization

MEMORY REGION	SUBREGION	MSPM0G1518, MSPM0G3518	MSPM0G1519, MSPM0G3519
Code (Flash Bank 0)	MAIN ECC Corrected	128KB	256KB
		0x0000.0000 to 0x0001.FFFF	0x0000.0000 to 0x0003.FFFF
	MAIN ECC Uncorrected	0x0040.0000 to 0x0041.FFFF	0x0040.0000 to 0x0043.FFFF
	Flash ECC code	0x0080.0000 to 0x0081.FFFF	0x0080.0000 to 0x0083.FFFF
Code (Flash Bank 1)	MAIN ECC Corrected	128KB	256KB
		0x0002.0000 to 0x0003.FFFF	0x0004.0000 to 0x0007.FFFF
	MAIN ECC Uncorrected	0x0042.0000 to 0x0043.FFFF	0x0044.0000 to 0x0047.FFFF
	Flash ECC code	0x0082.0000 to 0x0083.FFFF	0x0084.0000 to 0x0087.FFFF
Data Flash Bank	Data Flash ECC Corrected	16KB	16KB
		0x41D0.0000 to 0x41D0.3FFF	0x41D0.0000 to 0x41D0.3FFF
	Data Flash Unchecked	0x41E0.0000 to 0x41E0.3FFF	0x41E0.0000 to 0x41E0.3FFF
	Data Flash ECC code	0x41F0.0000 to 0x41F0.3FFF	0x41F0.0000 to 0x41F0.3FFF
SRAM (Bank 0)	SRAM ECC Corrected	64KB	64KB
		0x2000.0000 to 0x2000.FFFF	0x2000.0000 to 0x2000.FFFF
	SRAM Parity Checked	0x2010.0000 to 0x2010.FFFF	0x2010.0000 to 0x2010.FFFF
	SRAM Unchecked	0x2020.0000 to 0x2020.FFFF	0x2020.0000 to 0x2020.FFFF
	SRAM ECC code	0x2030.0000 to 0x2030.FFFF	0x2030.0000 to 0x2030.FFFF
SRAM (Bank 1)	SRAM Unchecked	64KB	64KB
		0x2021.0000 to 0x2021.FFFF	0x2021.0000 to 0x2021.FFFF

Table 8-5. Memory Organization (continued)

MEMORY REGION	SUBREGION	MSPM0G1518, MSPM0G3518	MSPM0G1519, MSPM0G3519
Peripheral	Peripherals	0x4000.0000 to 0x40FF.FFFF	0x4000.0000 to 0x40FF.FFFF
	NONMAIN Corrected	2KB	2KB
		0x41C0.0000 to 0x41C0.07FF	0x41C0.0000 to 0x41C0.07FF
	NONMAIN Uncorrected	0x41C1.0000 to 0x41C1.07FF	0x41C1.0000 to 0x41C1.07FF
	NONMAIN ECC code	0x41C2.0000 to 0x41C2.07FF	0x41C2.0000 to 0x41C2.07FF
	FACTORY Corrected	512Bytes	512Bytes
		0x41C4.0000 to 0x41C4.01FF	0x41C4.0000 to 0x41C4.01FF
	FACTORY Uncorrected	0x41C5.0000 to 0x41C5.01FF	0x41C5.0000 to 0x41C5.01FF
FACTORY ECC code	0x41C6.0000 to 0x41C6.01FF	0x41C6.0000 to 0x41C6.01FF	
Subsystem		0x6000.0000 to 0x7FFF.FFFF	0x6000.0000 to 0x7FFF.FFFF
System PPB		0xE000.0000 to 0xE00F.FFFF	0xE000.0000 to 0xE00F.FFFF

8.8.2 Peripheral File Map

Table 8-6 lists the available peripherals and the register base address for each.

Table 8-6. Peripherals Summary

Peripheral Name	Base Address	Size
ADC0	0x40000000	0x2000
ADC1	0x40002000	0x2000
COMP0	0x40008000	0x2000
COMP1	0x4000A000	0x2000
COMP2	0x4000C000	0x2000
DAC0	0x40018000	0x2000
VREF	0x40030000	0x2000
WWDT0	0x40080000	0x2000
WWDT1	0x40082000	0x2000
TIMG0	0x40084000	0x2000
TIMG8	0x40090000	0x2000
TIMG9	0x40092000	0x2000
RTC_B	0x40094000	0x2000
TIMG14	0x40096000	0x2000
GPIOA	0x400A0000	0x2000
GPIOB	0x400A2000	0x2000
GPIOC	0x400A4000	0x2000
KEYSTORE	0x400AC000	0x2000
SYSCTL	0x400AF000	0x4000
DEBUGSS	0x400C7000	0x2000
EVENT	0x400C9000	0x3000
NVM	0x400CD000	0x2000
I2C0	0x400F0000	0x2000

Table 8-6. Peripherals Summary (continued)

Peripheral Name	Base Address	Size
I2C1	0x400F2000	0x2000
I2C2	0x400F4000	0x2000
UART1	0x40100000	0x2000
UART0	0x40108000	0x2000
UART7	0x4010A000	0x2000
MCPUSS	0x40400000	0x2000
MTB	0x40402000	0x1000
MTBRAM	0x40403000	0x0020
MATHACL	0x40410000	0x2000
IOMUX	0x40428000	0x2000
DMA	0x4042A000	0x2000
CRC	0x40440000	0x2000
AESADV	0x40442000	0x2000
TRNG	0x40444000	0x2000
SPI0	0x40468000	0x2000
SPI1	0x4046A000	0x2000
SPI2	0x4046C000	0x2000
UART3	0x40500000	0x2000
UART4	0x40502000	0x2000
UART5	0x40504000	0x2000
UART6	0x40506000	0x2000
MCAN0	0x40508000	0x8000
MCAN1	0x40510000	0x8000
ADC0 ⁽¹⁾	0x40556000	0x2000
ADC1 ⁽¹⁾	0x40558000	0x2000
TIMA0	0x40860000	0x2000
TIMA1	0x40862000	0x2000
TIMG6	0x40868000	0x2000
TIMG7	0x4086A000	0x2000
TIMG12	0x40870000	0x2000

(1) Aliased region of ADC0 and ADC1 memory-mapped registers

8.8.3 Peripheral Interrupt Vector

Table 8-7 shows the IRQ number and the interrupt group number for each peripherals in this device.

Table 8-7. Interrupt vector number

Peripheral Name	NVIC IRQ	Group IIDX
WWDT0	0	0
WWDT1	0	1
DEBUGSS	0	2
FLASHCTL	0	3
EVENT SUB PORT 0	0	4
EVENT SUB PORT 1	0	5
SYSCTL	0	6
GPIOA	1	0
GPIOB	1	1
COMP0	1	2
COMP1	1	3
COMP2	1	4
TRNG	1	5
GPIOC	1	6
TIMG8	2	-
UART3	3	-
ADC0	4	-
ADC1	5	-
CANFD0	6	-
DAC0	7	-
TIMG9	8	-
SPI0	9	-
SPI1	10	-
SPI2	11	-
CANFD1	12	-
UART1	13	-
UART4	14	-
UART0	15	-
TIMG0	16	-
TIMG6	17	-
TIMA0	18	-
TIMA1	19	-
TIMG7	20	-
TIMG12	21	-
TIMG14	22	-
UART5	23	-
I2C0	24	-
I2C1	25	-
I2C2	26	-
UART7	27	-
AESADV	28	-
UART6	29	-

Table 8-7. Interrupt vector number (continued)

Peripheral Name	NVIC IRQ	Group IIDX
RTC_B	30	-
DMA0	31	-

8.9 Flash Memory

A dual bank of non-volatile flash memory (up to 256kB/512kB total) and a separate data flash bank (16kB) is provided for storing executable program code and application data.

Key features of the flash include:

- Hardware ECC protection (encode and decode) with single bit error correction and double bit error detection
- In-circuit program and erase operations supported across the entire recommended supply range
- Small 1kB sector sizes (minimum erase resolution of 1kB)
- Up to 100,000 program/erase cycles on the 32 selected sectors of the flash memory, with up to 10,000 program/erase cycles on the remaining flash memory (devices with 32kB support 100,000 cycles on the entire flash memory)
- Bank address swap for in-system, over-the-air (OTA) firmware updates

For a complete description of the flash memory, see the NVM chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.10 SRAM

MSPM0 MCUs include a low power, high performance SRAM memory with zero wait state access across the supported CPU frequency range of the device. MSPM0 MCUs also provides up to 128KB SRAM. SRAM memory may be used for storing volatile information such as the call stack, heap, global data, and code.

The SRAM memory content is split into two banks of 64kB each. SRAM (Bank 0) provides 64kB of ECC or parity protected SRAM and is always available in run, sleep, stop, and standby operating modes. SRAM (Bank 1) provides 64kB which does not include ECC protection or parity and can be selectively enabled or disabled through BANKOFF1 bit in SRAMCFG register in SYSCTL. When enabled, SRAM (Bank 1) is available in run, sleep, and stop modes. SRAM (Bank 1) can be powered off in STOP mode by configuring the BANKSTOP1 bit in SRAMCFG register in SYSCTL. SRAM contents for both banks are lost in shutdown mode.

A write-execute mutual exclusion mechanism is provided to allow the application to partition the SRAM into three sections: two read-write (RW) partitions and a read-execute (RX) partition. The two RW partitions occupy the low and high portions of SRAM address space, while the RX partition occupies the middle portion of the SRAM address space. The SRAMBOUNDARY and SRAMBOUNDARYHIGH registers in SYSCTL need to be configured to set up these partitions. Write protection is useful when placing executable code into SRAM as it provides a level of protection against unintentional overwrites of code by either the CPU or DMA. Placing code in SRAM can improve performance of critical loops by enabling zero wait state operation and lower power consumption. Preventing code execution from the RW partition improves security by preventing self-modifying code execution ability.

8.11 GPIO

The general purpose input/output (GPIO) peripheral provides the user with a means to write data out and read data in to and from the device pins. Through the use of the Port A, Port B, and Port C GPIO peripherals, these devices support up to 93 GPIO pins.

The key features of the GPIO module include:

- 0 wait state MMR access from CPU
- Set/Clear/Toggle multiple bits without the need of a read-modify-write construct in software
- GPIOs with "Standard with Wake" drive functionality able to wake the device from SHUTDOWN mode
- User controlled input filtering
- GPIO "FastWake" feature enables low-power wakeup from STOP and STANDBY modes for any GPIO port

For more details, see the GPIO chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.12 IOMUX

The IOMUX peripheral enables IO pad configuration and controls digital data flow to and from the device pins. The key features of the IOMUX include:

- IO Pad configuration registers allow for programmable drive strength, speed, pullup-down, and more
- Digital pin muxing allows for multiple peripheral signals to be routed to the same IO pad
- Pin functions and capabilities are user-configured using the PINCM register

For more details, see the IOMUX chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.13 ADC

Both 12-bit analog-to-digital converter (ADC) modules in these devices, ADC0 and ADC1, support fast 12-bit conversions with single-ended inputs and simultaneous sampling operation.

ADC features include:

- 12-bit output resolution at 4Msps with greater than 11 ENOB
- HW averaging enables 14-bit effective resolution at 250ksps
- Up to 27 total external input channels
- 24 individual result storage registers (12 per ADC instance)
- Internal channels for temperature sensing and supply monitoring
- Software selectable reference:
 - Configurable internal reference voltage of 1.4V and 2.5V (requires decoupling capacitor on VREF+/- pins)
 - MCU supply voltage (VDD)
 - External reference supplied to the ADC through the VREF+/- pins
- Operates in RUN, SLEEP, and STOP modes

Table 8-8 shows the ADC channel mapping in the device.

Table 8-8. ADC Channel Mapping

CHANNEL[0:7]	SIGNAL NAME ⁽²⁾		CHANNEL[8:15]	SIGNAL NAME ^{(1) (2)}	
	ADC0	ADC1		ADC0	ADC1
0	A0_0	A1_0 / DAC_OUT ⁽⁴⁾	8	A0_8 ⁽³⁾	A1_8 ⁽³⁾
1	A0_1	A1_1	9	A0_9	-
2	A0_2	A1_2	10	-	A1_10
3	A0_3	A1_3	11	<i>Temperature Sensor</i>	A1_11
4	A0_4	A1_4	12	A0_12	A1_12 / VREF+
5	A0_5	A1_5	13	A0_13	A1_13
6	A0_6	A1_6	14	A0_14	A1_14
7	A0_7	A1_7 / VREF-	15	<i>Supply/Battery Monitor</i>	<i>Supply/Battery Monitor</i>

(1) *Italicized* signal names are purely internal to the device. These signals are used for internal peripheral interconnections.

(2) For more information about device analog connections please refer to [Device Analog Connections](#)

(3) Note that each channel 8 of each ADC can be sampled by the opposite ADC

(4) When DAC_OUT is used, A1_0 cannot be used to sample external signals. Avoid using external circuitry on the PA15 pin when using DAC_OUT.

For more details, see the ADC chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.14 Temperature Sensor

The temperature sensor provides a voltage output that changes linearly with device temperature. The temperature sensor output is internally connected to one of ADC input channels to enable a temperature-to-digital conversion.

A unit-specific single-point calibration value for the temperature sensor is provided in the factory constants memory region. This calibration value represents the ADC conversion result (in ADC code format) corresponding to the temperature sensor being measured in 12-bit mode with the 1.4-V internal VREF at the factory trim temperature (T_{STRIM}).

The ADC and VREF configuration for the above measurement is as the following: RES=0 (12-bit mode), VRSEL=2h (Internal reference), BUFCONFIG=1h (1.4V VREF), ADC t_{Sample} =12.5 μ s. This calibration value can be used with the temperature sensor temperature coefficient (TS_c) to estimate the device temperature.

See the temperature sensor section of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#) for guidance on estimating the device temperature with the factory trim value.

8.15 VREF

The shared voltage reference module (VREF) in these devices contain a configurable voltage reference buffer which allows users to supply a stable reference to on-board analog peripherals. It also supports bringing in an external reference for applications where higher accuracy is required.

VREF features include:

- 1.4V and 2.5V user-selectable internal references
- Internal reference supports full speed ADC operation
- Support for bringing in an external reference on VREF+/- device pins
- Requires a decoupling capacitor placed on VREF+/- pins for proper operation. See [VREF](#) for more details.




Figure 8-2. VREF module

For more details, see the VREF chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.16 COMP

The comparator peripheral in the device compares the voltage levels on two inputs terminals and provides a digital output based on this comparison. It supports the following key features:

- Programmable hysteresis
- Programmable reference voltage:
 - External reference voltage (VREF IO)
 - Internal reference voltage (1.4V, 2.5V)
 - Integrated 8-bit reference DAC
- Configurable operation modes:
 - High-speed mode
 - Low-power mode
- Programmable output glitch filter delay
- Supports 6 blanking sources from TIMx instances (see [Table 8-9](#))
- Device wakeup from all low power modes using comparator output
- Output connected to advanced timer fault handling mechanism
- Selection of comparator channel inputs from device pins or internal analog module (see [Table 8-10](#), [Table 8-11](#) and [Table 8-12](#))

Table 8-9. COMP Blanking Source Table

CTL2.BLANKSRC	BLANKING SOURCE
1	TIMA0.CC2
2	TIMA0.CC3
3	TIMA1.CC1
4	TIMG12.CC1
5	TIMG6.CC1
6	TIMG7.CC1

Table 8-10. COMP0 Input Channel Selection

IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP0_IN0+	COMP0_IN0-
0x1	COMP0_IN1+	COMP0_IN1-
0x2	COMP0_IN2+	COMP0_IN2-
0x3	DAC_OUT / COMP0_IN3+(1)	-
0x5	-	Temperature Sensor
0x7	COMP1 positive terminal signal	-

Table 8-11. COMP1 Input Channel Selection

IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP1_IN0+	COMP1_IN0-
0x1	COMP1_IN1+	COMP1_IN1- / VREF+
0x2	COMP1_IN2+	COMP1_IN2-
0x3	DAC_OUT / COMP1_IN3+(1)	-
0x7	COMP0 positive terminal signal	-

Table 8-12. COMP2 Input Channel Selection

IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP2_IN0+	COMP2_IN0-
0x1	COMP2_IN1+	COMP2_IN1- / VREF-

(1) The connection to COMP0/1_IN3+ and DAC_OUT connects using the PA15 pin. When connecting DAC_OUT to COMP0/1_IN3+, avoid using external circuitry on the PA15 pin.

For more information about device analog connections, see [Section 8.33](#).

For more details, see the COMP chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.17 DAC

The 12-bit buffered digital-to-analog converter (DAC) in these devices converts a digital input value into an analog voltage to a buffered output channel and it supports the following key features:

- Up to 1Msps output sampling rate
- 8-bit or 12-bit voltage-output resolution
- Self-calibration option for offset error correction
- Straight binary or twos-complement data format
- Integrated sample time generator for generation of predefined sampling rates
- Integrated FIFO and support DMA operation
- One hardware trigger from event fabric for conversion
- Programmable voltage reference options:
 - Supply voltage (VDD)
 - External reference voltage (VREF IO)
 - Internal reference voltage (1.4V, 2.5V)

For more information about device analog connections, see [Section 8.33](#).

For more details, see the DAC chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.18 Security

This device offers several security features, including:

- Debug security
- Device identify
- AES-128/256 accelerator with support for GCM/GMAC, CCM/CBC-MAC, CBC, CTR
- Flexible firewalls for protecting code and data
 - Flash write-erase protection
 - Flash read-execute protection
 - Flash IP protection
 - SRAM write-execute mutual exclusion
- Secure boot
- Secure firmware update
- Secure key storage for up to four AES keys
- Customer secure code
- Hardware monotonic counter
- True random number generator (TRNG)
- Cyclic redundancy checker (CRC-16, CRC-32) with support for custom polynomial

For more details, see the Security chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.19 TRNG

The true random number generator (TRNG) utilizes an internal circuit to generate 32-bit random numbers. The TRNG is intended to be used as a source to a deterministic random number generator (DRNG) to build a FIPS-140-2 compliant system. Key features of the TRNG include:

- Generation of 32-bit random numbers
- A new 32-bit number may be generated every $32 * 4 = 128$ TRNG clock cycles
- Built-in health tests
- Available in RUN and SLEEP modes

For more details, see the TRNG chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.20 AESADV

The AES advanced (AESADV) accelerator module performs encryption and decryption of 128-bit data blocks with a 128-bit or 256-bit key in hardware according to the advanced encryption standard (AES). AES is a symmetric-key block cipher algorithm specified in FIPS PUB 197.

The AESADV accelerator features include:

- AES operation with 128-bit and 256-bit keys
- Key scheduling in hardware
- Enc/decrypt only modes: CBC, CFB-1, CFB-8, CFB-128, OFB-128, CTR/ICM
- Authentication only modes: CBC-MAC, CMAC
- AES-CCM
- AES-GCM
- AES-CCM and AES-GCM modes support continuation with hold/resume of payload data
- 32-bit word access to provide key data, input data, and output data
- AESADV ready interrupt
- DMA triggers for input/output data
- Supported in RUN and SLEEP (see the *Operating Modes* section of the device technical reference manual)

For more details, see the AESADV chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.21 Keystore

The Keystore controller provides secure management of the Advanced Encryption Engine (AES) keys. The use-model of the keystore controller is to securely deposit keys into it during the execution of customer secure code, and have the AES engine access them subsequently in a secure manner without leaking any key data to observers. Both 128 and 256-bit keys can be stored in the keystore's key slots. The keystore and its interaction with the AES engine are designed for secure operation including thwarting partial key modification attacks.

- Support for storage of up to 4 keys

For more details, see the KEYSTORE chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.22 CRC-P

The cyclical redundancy check (CRC) module provides a signature for an input data sequence. Key features of the CRC module include:

- Support for 16-bit CRC based on CRC16-CCITT
- Support for 32-bit CRC based on CRC32-ISO3309
- Support for bit reversal
- Support for custom polynomials

For more details, see the CRC chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.23 MATHACL

The math accelerator (MATHACL) is a collection of hardware accelerated 32-bit math functions to improve system computational throughput. The MATHACL offloads mathematical calculations performed by the CPU to improve efficiency and CoreMark performance.

The following hardware functions are available in the MATHACL:

- Sine/Cosine (SINCOS)
- Arc tangent (ATAN2)
- Square root (SQRT)
- Division (DIV)
- Multiply with 32-bit result (MPY32)

- Square with 32-bit result (SQUARE32)
- Multiply with 64-bit result (MPY64)
- Square with 64-bit result (SQUARE64)
- Multiply-accumulate (MAC)
- Square-accumulate (SAC)

For more details, see the MATHACL chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.24 UART

The UART peripherals (UART0-UART1, UART3-UART7) provide the following key features:

- Standard asynchronous communication bits for start, stop, and parity
- Fully programmable serial interface
 - 5, 6, 7 or 8 data bits
 - Even, odd, stick, or no-parity -bit generation and detection
 - 1 or 2 stop bit generation
 - Line-break detection
 - Glitch filter on the input signals
 - Programmable baud rate generation with oversampling by 16, 8 or 3
 - Local Interconnect Network (LIN) mode support
- Separated transmit and receive FIFOs support DAM data transfer
- Support transmit and receive loopback mode operation
- See [Table 8-13](#) for detail information on supported protocols

Table 8-13. UART Features

UART Features	UART0, UART7 (Extend, low-power)	UART1 (Main, low-power)	UART3-UART6 (Main)
Active in Stop and Standby Mode	Yes	Yes	-
Separate transmit and receive FIFOs	Yes	Yes	Yes
FIFO entry depth	4	4	4
Support hardware flow control	Yes	Yes	Yes
Support 9-bit configuration	Yes	Yes	Yes
Support LIN mode	Yes	-	-
Support DALI	Yes	-	-
Support IrDA	Yes	-	-
Support ISO7816 Smart Card	Yes	-	-
Support Manchester coding	Yes	-	-

For more details, see the UART chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.25 I2C

The inter-integrated circuit interface (I²C) peripherals in these devices provide bidirectional data transfer with other I2C devices on the bus and support the following key features:

- 7-bit and 10-bit addressing mode with multiple 7-bit target addresses
- Multiple-controller transmitter or receiver mode
- Target receiver or transmitter mode with configurable clock stretching
- Support Standard-mode (Sm), with a bit rate up to 100 kbit/s
- Support Fast-mode (Fm), with a bit rate up to 400 kbit/s
- Support Fast-mode Plus (Fm+), with a bit rate up to 1 Mbit/s
 - Supported on open drain IOs (ODIO) and high-drive (HDIO) IOs only
- Separated transmit and receive FIFOs support DMA data transfer
- Support SMBus 3.0 with PEC, ARP, timeout detection and host support

- Wakeup from low power mode on address match
- Support analog and digital glitch filter for input signal glitch suppression
- 8-entry transmit and receive FIFOs

For more details, see the I2C chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.26 SPI

The serial peripheral interface (SPI) peripherals in these devices support the following key features:

- Support MCLK/2 bit rate and up to 32Mbits/s in both controller and peripheral mode¹
- Configurable as a controller or a peripheral
- Configurable chip select for both controller and peripheral
- Programmable clock prescaler and bit rate
- Programmable data frame size from 4 bits to 16 bits (controller mode) and 7 bits to 16 bit(peripheral mode)
- Supports PACKEN feature that allows the packing of 2 16 bit FIFO entries into a 32-bitvalue to improve CPU performance
- Transmit and receive FIFOs (4 entries each with 16 bits per entry) supporting DMA data transfer
- Supports TI mode, Motorola mode and National Microwire format

For more details, see the SPI chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.27 CAN-FD

The controller area network (CAN) controller enables communication with a CAN2.0A, CAN2.0B, or CAN-FD bus and is compliant to ISO 11898-1:2015 standard supporting up to 5M bit/s bit rate. Key features of the CAN-FD peripheral include:

- Full support for 64-byte CAN-FD frames
- Dedicated 1kB message SRAM with ECC
- Configurable transmit FIFO, transmit queue and event FIFO (up to 32 elements)
- Up to 32 dedicated transmit buffers and 64 dedicated receive buffers
- Two configurable receive FIFOs (up to 64 elements each)
- Up to 128 filter elements
- Two interrupt lines
- Power-down and wake-up support
- Timestamp counter

For more details, see the CAN-FD chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.28 Low-Frequency Sub System (LFSS)

The Low-Frequency Sub-System (LFSS) is a sub-system which combines several functional peripherals under one shared subsystem. These peripherals are clocked by the low frequency clock (LFCLK) or need to be active during low power modes. The LFCLK has a typical frequency of 32kHz and is mainly intended for long-term timekeeping.

LFSS_B is the specific LFSS variant in this device and contains the following components:

- [Real-time clock \(RTC_B\)](#) with additional prescaler extension and timestamp captures
- An asynchronous [Independent Watchdog Timer \(IWDT\)](#)

For more details, see the LFSS chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

¹ Only SPI signals on HSIO pins support data rate > 16 Mbits/s; see [Pin Diagrams](#) for HSIO pins.

8.29 RTC_B

The RTC_B instance of the real-time clock operates off of a 32kHz input clock source (typically a low frequency crystal) and provides a time base to the application with multiple options for interrupts to the CPU. The RTC_B provides common key features in relation to the Low-Frequency Sub System (LFSS).

Common key features of the RTC_B include:

- Counters for seconds, minutes, hours, day of the week, day of the month, month, and year
- Binary or BCD format
- Leap-year handling
- One customizable alarm interrupt based on minute, hour, day of the week, and day of the month
- Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon
- Interval alarm interrupt providing periodic wake-up at 4096, 2048, 1024, 512, 256, or 128 Hz
- Interval alarm interrupt providing periodic wake-up at 64, 32, 16, 8, 4, 2, 1, and 0.5 Hz
- Calibration for crystal offset error (up to +/- 240ppm)
- Compensation for temperature drift (up to +/- 240ppm)
- RTC clock output to pin for calibration

Table 8-14 shows the RTC features supported in this device.

Table 8-14. RTC_B Key Features

RTC Features	RTC_B
Power enable register	-
Real-time clock and calendar mode providing seconds, minutes, hours, day of week, day of month, and year	Yes
Selectable binary or binary-coded decimal (BCD) format	Yes
Leap-year correction (valid for year 1901 through 2099)	Yes
Two customizable calendar alarm interrupts based on minute, hour, day of the week, and day of the month	Yes
Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon	Yes
Periodic interrupt to wake at 4096, 2048, 1024, 512, 256, or 128Hz	Yes
Periodic interrupt to wake at 64, 32, 16, 8, 4, 2, 1, and 0.5Hz	Yes
Interrupt capability down to STANDBY mode with STOPCLKSTBY	Yes
Calibration for crystal offset error and crystal temperature drift (up to ±240 ppm total)	Yes
RTC clock output to pin for calibration (GPIO)	Yes
RTC clock output to pin for calibration (TIO)	-
Three -bit prescaler for heartbeat function with interrupt generation	-
RTC external clock selection of untrimmed 32kHz, trimmed 512Hz, 256Hz or 1Hz	-
RTC time stamp capture upon detection of a timer stamp event, including: <ul style="list-style-type: none"> • TIO event • VDD fail event 	-
RTC counter lock function	-

For more details, see the RTC chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.30 IWDT_B

The independent watchdog timer (IWDT) in the LFSS is a device-independent supervisor which monitors code execution and overall hang up scenarios of the device. Due to the nature of LFSS, this IWDT has its own system independent clock source. If the application software does not successfully reset the watchdog within the programmed time, the watchdog generates a POR reset to the device.

Key features of the IWDT include:

- A 25-bit counter
- Counter driven from LFOSC (fixed 32kHz clock path) with a programmable clock divider
- Eight selectable watchdog timer periods (2ms to 2hr)

For more details, see the IWDT chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.31 WWDT

The windowed watchdog timer (WWDT) can be used to supervise the operation of the device, specifically code execution. The WWDT can be used to generate a reset or an interrupt if the application software does not successfully reset the watchdog within a specified window of time. Key features of the WWDT include:

- 25-bit counter
- Programmable clock divider
- Eight software selectable watchdog timer periods
- Eight software selectable window sizes
- Support for stopping the WWDT automatically when entering a sleep mode
- Interval timer mode for applications which do not require watchdog functionality

For more details, see the WWDT chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.32 Timers (TIMx)

There are two types of timer peripherals in these devices support that following key features: TIMGx (general-purpose timer) and TIMAx (advanced timer). TIMGx is a subset of TIMAx, which means common features between timer instances are software compatible. For specific configurations, see [Table 8-15](#):

Specific features for the general-purpose timer (**TIMGx**) include:

- 16-/32-bit up, down, up-down or down-up counter, with repeat-reload mode
- Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- Two independent channels for
 - Output compare
 - Input capture
 - PWM output
 - One-shot mode
- Shadow CC register available in TIMG6, TIMG7 and TIMG12
- Shadow register for load available in TIMG6, TIMG7
- Support quadrature encoder interface (QEI) and Hall sensor input logic available in TIMG8, TIMG9
- Support synchronization and cross trigger among different TIMx instances in the same power domain
- Support interrupt/DMA trigger generation and cross peripherals (such as ADC) trigger capability

Specific features for the advanced timer (**TIMAx**) include:

- 16-bit down or up-down counter, with repeat-reload mode
- Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- Repeat counter to generate an interrupt or event only after a given number of cycles of the counter
- Up to four independent channels for

- Output compare
- Input capture
- PWM output
- One-shot mode
- Shadow register for load and CC register available in both TIMA0 and TIMA1
- Complementary output PWM with programmable dead band insertion
- Asymmetric PWM
- Configurable fault handling mechanism for
 - Fast PWM responses (<40ns) to external fault inputs or comparator events
 - Outputting signals in a safe user-defined state when a latched fault condition has occurred
- Support synchronization and cross trigger among different TIMx instances in the same power domain
- Support interrupt and DMA trigger generation and cross peripherals (such as ADC) trigger capability
- Two additional capture/compare channels for internal events

Table 8-15. TIMx Configurations

TIMER NAME	POWER DOMAIN	RESOLUTION	PRESCALE R	REPEAT COUNTER	CAPTURE / COMPARE CHANNELS	PHASE LOAD	SHADOW LOAD	SHADOW CC	DEADBAND	FAULT	QEI
TIMG0	PD0	16 bit	8 bit	–	2	–	–	–	–	–	–
TIMG6	PD1	16 bit	8 bit	–	2	–	–	–	–	–	–
TIMG7	PD1	16 bit	8 bit	–	2	–	Yes	Yes	–	–	–
TIMG8	PD0	16 bit	8 bit	–	2	–	–	–	–	–	Yes
TIMG9	PD0	16 bit	8 bit	–	2	–	–	–	–	–	Yes
TIMG12	PD1	32 bit	–	–	2	–	–	Yes	–	–	–
TIMG14	PD0	16 bit	8 bit	–	4	–	–	–	–	–	–
TIMA0	PD1	16 bit	8 bit	8 bit	4	Yes	Yes	Yes	Yes	Yes	–
TIMA1	PD1	16 bit	8 bit	8 bit	2	Yes	Yes	Yes	Yes	Yes	–

Table 8-16. TIMx Cross Trigger Map (PD1)

TSEL.ETSEL Selection	TIMA0	TIMA1	TIMG6	TIMG7	TIMG12
0	TIMA0.TRIG0	TIMA0.TRIG0	TIMA0.TRIG0	TIMA0.TRIG0	TIMA0.TRIG0
1	TIMA1.TRIG0	TIMA1.TRIG0	TIMA1.TRIG0	TIMA1.TRIG0	TIMA1.TRIG0
2	TIMG6.TRIG0	TIMG6.TRIG0	TIMG6.TRIG0	TIMG6.TRIG0	TIMG6.TRIG0
3	TIMG7.TRIG0	TIMG7.TRIG0	TIMG7.TRIG0	TIMG7.TRIG0	TIMG7.TRIG0
4	TIMG12.TRIG0	TIMG12.TRIG0	TIMG12.TRIG0	TIMG12.TRIG0	TIMG12.TRIG0
5	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0
6	TIMG9.TRIG0	TIMG9.TRIG0	TIMG9.TRIG0	TIMG9.TRIG0	TIMG9.TRIG0
7 to 15	Reserved				
16	Event Subscriber Port 0 (FSUB0)				
17	Event Subscriber Port 1 (FSUB1)				
18 to 31	Reserved				

Table 8-17. TIMx Cross Trigger Map (PD0)

TSEL.ETSEL Selection	TIMG0	TIMG8	TIMG9	TIMG14
0	TIMG0.TRIG0	TIMG0.TRIG0	TIMG0.TRIG0	TIMG0.TRIG0
1	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0
2	TIMG14.TRIG0	TIMG14.TRIG0	TIMG14.TRIG0	TIMG14.TRIG0
3	TIMG9.TRIG0	TIMG9.TRIG0	TIMG9.TRIG0	TIMG9.TRIG0
4 to 15	Reserved			
16	Event Subscriber Port 0 (FSUB0)			
17	Event Subscriber Port 1 (FSUB1)			
18 to 31	Reserved			

For more details, see the TIMx chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

8.33 Device Analog Connections

Figure 8-3 shows the internal analog connection of the device.




Figure 8-3. Device Analog Connection

Note

Enabling DAC_OUT connects to PA15 therefore it is not recommended to have any external signal on PA15 when using DAC_OUT.

8.34 Input/Output Diagrams

The IOMUX manages the selection of which peripheral function is to be used on a digital IO. It also provides the controls for the output driver, input path, and the wake-up logic for wakeup from SHUTDOWN mode. For more information, refer to the IOMUX section of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

The mixed-signal IO pin slice diagram for a full featured IO pin is shown in [Figure 8-4](#). Not all pins will have analog functions, wake-up logic, drive strength control, and pullup or pulldown resistors available. See the device-specific data sheet for detailed information on what features are supported for a specific pin.




Figure 8-4. Superset Input/Output Diagram

8.35 Serial Wire Debug Interface

A serial wire debug (SWD) two-wire interface is provided via an ARM compatible serial wire debug port (SW-DP) to enable access to multiple debug functions within the device. For a complete description of the debug functionality offered on MSPM0 devices, see the DEBUG chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#).

Table 8-18. Serial Wire Debug Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	SWD FUNCTION
SWCLK	Input	Serial wire clock from debug probe
SWDIO	Input/Output	Bi-directional (shared) serial wire data

8.36 Boot Strap Loader (BSL)

The boot strap loader (BSL) enables configuration of the device as well as programming of the device memory through a UART or I2C serial interface. Access to the device memory and configuration through the BSL is protected by a 256 bit user-defined password, and the BSL can be completely disabled in the device configuration, if desired. The BSL is enabled by default from TI to support use of the BSL for production programming.

A minimum of two pins are required to use the BSL: the BSLRX and BSLTX signals (for UART), or the BSLSCL and BSLSDA signals (for I²C). Additionally, one or two additional pins (BSL_invoke and NRST) may be used for controlled invocation of the bootloader by an external host.

If enabled, the BSL may be invoked (started) in the following ways:

- The BSL is invoked during the boot process if the BSL_invoke pin state matches the defined BSL_invoke logic level. If the device fast boot mode is enabled, this invocation check is skipped. An external host can force the device into the BSL by asserting the invoke condition and applying a reset pulse to the NRST pin to trigger a BOOTRST, after which the device will verify the invoke condition during the reboot process and start the BSL if the invoke condition matches the expected logic level.
- The BSL is automatically invoked during the boot process if the reset vector and stack pointer are left unprogrammed. As a result, a blank device from TI will invoke the BSL during the boot process without any need to provide a hardware invoke condition on the BSL_invoke pin. This enables production programming using just the serial interface signals.
- The BSL may be invoked at runtime from application software by issuing a SYSRST with BSL entry command.

Table 8-19. BSL Pin Requirements and Functions

DEVICE SIGNAL	CONNECTION	BSL FUNCTION
BSLRX	Required for UART	UART receive signal (RXD), an input
BSLTX	Required for UART	UART transmit signal (TXD) an output
BSLSCL	Required for I2C	I ² C BSL clock signal (SCL)
BSLSDA	Required for I2C	I ² C BSL data signal (SDA)
BSL_invoke	Optional	Active-high digital input used to start the BSL during boot
NRST	Optional	Active-low reset pin used to trigger a reset and subsequent check of the invoke signal (BSL_invoke)

For a complete description of the BSL functionality and command set, see the [MSPM0 boot strap loader user's guide](#).

8.37 Device Factory Constants

All devices include a memory-mapped FACTORY region which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Please

refer to Factory Constants chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#) for more information.

Table 8-20. DEVICEID

DEVICEID address is 0x41C4.0004, PARTNUM is bit 12 to 27, MANUFACTURER is bit 1 to 11.

Device	PARTNUM	MANUFACTURER
MSPM0G1518, MSPM0G1519, MSPM0G3518, MSPM0G3519	0xBBA9	0x17

Table 8-21. USERID

USERID address is 0x41C4.0008, PART is bit 0 to 15, VARIANT is bit 16 to 23

Device	Part	Variant
MSPM0G1518SPMR	0x2120	0x13
MSPM0G1518SPNR	0x2120	0x16
MSPM0G1518SPTR	0x2120	0x12
MSPM0G1518SPZR	0x2120	0x18
MSPM0G1518SRGZR	0x2120	0x11
MSPM0G1518SRHBR	0x2120	0x10
MSPM0G1518SZAWR	0x2120	0x19
MSPM0G1519SPMR	0x2407	0x13
MSPM0G1519SPNR	0x2407	0x16
MSPM0G1519SPTR	0x2407	0x12
MSPM0G1519SPZR	0x2407	0x18
MSPM0G1519SRGZR	0x2407	0x11
MSPM0G1519SRHBR	0x2407	0x10
MSPM0G1519SZAWR	0x2407	0x19
MSPM0G3518SPMR	0x1205	0x13
MSPM0G3518SPNR	0x1205	0x15
MSPM0G3518SPTR	0x1205	0x12
MSPM0G3518SPZR	0x1205	0x16
MSPM0G3518SRGZR	0x1205	0x11
MSPM0G3518SRHBR	0x1205	0x10
MSPM0G3518SZAWR	0x1205	0x19
MSPM0G3519SPMR	0x1508	0x13
MSPM0G3519SPNR	0x1508	0x15
MSPM0G3519SPTR	0x1508	0x12
MSPM0G3519SPZR	0x1508	0x16
MSPM0G3519SRGZR	0x1508	0x11
MSPM0G3519SRHBR	0x1508	0x10
MSPM0G3519SZAWR	0x1508	0x19

8.38 Identification

Revision and Device Identification

The hardware revision and device identification values are stored in the memory-mapped FACTORY region, refer to Device Factory Constants section, which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Refer to Factory Constants chapter of the [MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual](#) for more information.

The device revision and identification information are also included as part of the top-side marking on the device package. The device-specific errata sheet describes these markings (see [Section 10.4](#))

9 Applications, Implementation, and Layout

9.1 Typical Application

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1.1 Schematic

TI recommends connecting a combination of a 10 μ F and a 0.1 μ F low-ESR ceramic decoupling capacitor across the VDD and VSS pins, as well as placing these capacitors as close as possible to the supply pins that they decouple (within a few millimeters) to achieve a minimal loop area. The 10 μ F bulk decoupling capacitor is a recommended value for most applications, but this capacitance may be adjusted if needed based upon the PCB design and application requirements. For example, larger bulk capacitors can be used, but this can affect the supply rail ramp-up time.

The NRST reset pin must be pulled up to VDD (supply level) for the device to release from RESET state and start the boot process. TI recommends connecting an external 47k Ω pullup resistor with a 10nF pulldown capacitor for most applications, enabling the NRST pin to be controlled by another device or a debug probe.

The SYSOSC frequency correction loop (FCL) circuit utilizes an external 100k Ω with 0.1% tolerance resistor with a temperature coefficient (TCR) of 25ppm/C or better populated between the ROSC pin and VSS. This resistor establishes a reference current to stabilize the SYSOSC frequency through a correction loop. This resistor is required if the FCL feature is used for higher accuracy, and it is not required if the SYSOSC FCL is not enabled. When the FCL mode is not used, the PA2 pin may be used as a digital input/output pin.

A 0.47 μ F tank capacitor is required for the VCORE pin and must be placed close to the device with minimum distance to the device ground.

For the 5V-tolerant open drain (ODIO), a pullup resistor is required to output high for I2C and UART functions, as the open drain IO only implement a low-side NMOS driver and no high-side PMOS driver. The 5V-tolerant open drain IO are fail-safe and may have a voltage present even if VDD is not supplied.




Figure 9-1. Basic Application Schematic

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Getting Started and Next Steps

For more information on the MSP low-power microcontrollers and the tools and libraries that are available to help with development, visit the Texas Instruments [Arm Cortex-M0+ MCUs](#) page.

10.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices and support tools. Each MSP MCU commercial family member has one of two prefixes: MSP or X. These prefixes represent evolutionary stages of product development from engineering prototypes (X) through fully qualified production devices (MSP).

X – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP – Fully qualified production device

X devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes." MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies. Predictions show that prototype devices (X) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. [Figure 10-1](#) provides a legend for reading the complete device name.




Figure 10-1. Device Nomenclature

Table 10-1. Device Nomenclature

Processor Family	MSP = Mixed-signal processor X= Experimental silicon
MCU Platform	M0 = Arm based 32-bit M0+
Product Family	G = 80MHz frequency
Device Subfamily	351 = 2x ADC, 3x COMP, 2x CAN-FD 151 = 2x ADC, 3x COMP
Flash Memory	8 = 256KB 9= 512KB
Temperature Range	
Package Type	See the Device Comparison section and https://www.ti.com/packaging
Distribution Format	T = Small reel R = Large reel No marking = Tube or tray

For orderable part numbers of MSP devices in different package types, see the Package Option Addendum of this document, ti.com, or contact your TI sales representative.

10.3 Tools and Software

Design Kits and Evaluation Modules

MSPM0 LaunchPad (LP) Boards: LP-MSPM0G3519 Empowers you to immediately start developing on the industry's best integrated analog and most cost-optimized general purpose MSPM0 MCU family. Exposes all device pins and functionality; includes some built-in circuitry, out-of-box software demos, and on-board XDS110 debug probe for programming/debugging/EnergyTrace.
The LP ecosystem includes dozens of **BoosterPack** stackable plug-in modules to extend functionality.

Embedded Software

MSPM0 Software Development Kit (SDK) Contains software drivers, middleware libraries, documentation, tools, and code examples that create a familiar and easy user experience for all MSPM0 devices.

Software Development Tools

TI Developer Zone Start your evaluation and development on a web browser without any installation. Cloud tools also have a downloadable, offline version.

TI Resource Explorer Online portal to TI SDKs. Accessible in CCS IDE or in TI Cloud Tools.

SysConfig Intuitive GUI to configure device and peripherals, resolve system conflicts, generate configuration code, and automate pin mux settings. Accessible in CCS IDE, in TI Cloud Tools or a standalone version. ([offline version](#))

MSP Academy Great starting point for all developers to learn about the MSPM0 MCU Platform with training modules that span a wide range of topics. Part of TIRex.

GUI Composer GUIs that simplify evaluation of certain MSPM0 features, such as configuring and monitoring a fully integrated analog signal chain without any code needed.

IDE & compiler toolchains

Code Composer Studio™ (CCS) Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It comprises a suite of tools used to develop and debug embedded applications. CCS is completely free to use and is available on Eclipse and Theia frameworks.

IAR Embedded Workbench® IDE IAR Embedded Workbench for Arm delivers a complete development toolchain for building and debugging embedded applications for MSPM0. The included IAR C/C++ Compiler generates highly optimized code for your application, and the C-SPY Debugger is a fully integrated debugger for source and disassembly level debugging with support for complex code and data breakpoint.

Keil® MDK IDE Arm Keil MDK is a complete debugger and C/C++ compiler toolchain for building and debugging embedded applications for MSPM0. Keil MDK includes a fully integrated debugger for source and disassembly level debugging. MDK provides full CMSIS compliance.

TI Arm-Clang TI Arm Clang is included in Code Composer Studio.

GNU Arm Embedded Toolchain The MSPM0 SDK supports development using the open-source Arm GNU Toolchain. Arm GCC is supported by Code Composer Studio (CCS).

10.4 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The following documents describe the MSPM0 MCUs. Copies of these documents are available on the Internet at www.ti.com.

Technical Reference Manual

[MSPM0 G-Series
80MHz Microcontrollers
Technical Reference
Manual](#)

This manual describes the modules and peripherals of the MSPM0G family of devices. Each description presents the module or peripheral in a general sense. Not all features and functions of all modules or peripherals are present on all devices. In addition, modules or peripherals can differ in their exact implementation on different devices. Pin functions, internal signal connections, and operational parameters differ from device to device. See the device-specific data sheet for these details.

10.5 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.6 Trademarks

LaunchPad™, Code Composer Studio™, and TI E2E™ are trademarks of Texas Instruments.

Arm® and Cortex® are registered trademarks of Arm Limited.

All trademarks are the property of their respective owners.

10.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.8 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from November 1, 2024 to April 30, 2025 (from Revision * (November 2024) to Revision A (April 2025))

	Page
• Added note to indicate that this device is targeting PSA-L1 certification.....	1
• Updated Features description for quantity of timers available in low-power operation to four in standby mode for accuracy.....	1
• Updated Features description for quantity of UART instances available in low-power operation to three in standby mode for accuracy.....	1
• Updated quantity of SPI instances which can support up to 32Mbit/s to one for accuracy.....	1
• Clarified descriptions for each SRAM Bank0 and Bank1 availability for operating modes.....	1
• Added device variants for 100_nFBGA_ZAW package as Preview.....	1
• Added device variants for 42_DSBGA_YCJ package as Preview.....	1
• Updated device variants for 100_nFBGA_ZAW package as released.....	1

• Updated device comparison table to indicate 2x ADCs are present in all device variants.....	7
• Updated device comparison table to outline quantity of UART/I2C/SPI in each device variant	7
• Updated Device Comparison table to add MSPM0G1518SPM (tray-pack) variant.....	7
• Updated Device Comparison table to add MSPM0G1518SPM (tray-pack) variant.....	7
• Updated Absolute Maximum Ratings for I_VDD and I_VSS to reflect correct junction temperatures and also remove VDD>=2.7V condition.....	54
• Added footnote to I_VDD and I_VSS guidelines for reduced current consumption when VDD supply voltage is low (e.g. 1.62V).....	54
• Added ambient temperature rating to Absolute Maximum Ratings.....	54
• Added ambient and junction temperature specifications to Recommended Operating Conditions.....	54
• Updated Thermal Information section with accurate specification values per package variant.....	54
• Updated Supply Current Characteristics to include maximum values and accurate typical values.....	54
• Added Supply Current Characteristics parameter for per-MHz SLEEP current (assessed at 80MHz).....	54
• Changed POR and BOR specifications to reflect accurate voltage thresholds for POR and coldboot BOR....	54
• Changed Flash Memory Characteristics to allow for users to designate any 32kB sectors of flash memory to apply 100k cycles, rather than only the lower 32kB sectors.....	54
• Updated Timing Characteristics section with accurate specificaiton values and added wakeup time from SLEEP0 to run.....	54
• Updated System Oscillator specifications with accurate values	54
• Removed SYSOSC Typical Frequency Accuracy Figure	54
• Updated test condition for SYSPLL start-up time to indicate PDIV and QDIV configuration.....	54
• Updated Digital IO electrical characteristics to reflect correct ambient temperature conditions.....	54
• Added rise/fall time specifications to Digital IO switching characteristics	54
• Added f_max specifications for HDIO DRV=1 condition in Digital IO switching characteristics.....	54
• Changed ADC electrical characteristics for ENOB and SNR to improve specifications and indicate f_in frequency as test condition.....	54
• Changed ADC specifications for Offset error from +/- 2mV to +/- 3.5mV.....	54
• Changed ADC specifications for Gain error from +/- 3LSB to +/- 4LSB	54
• Updated Temperature Sensor conditions to reflect correct VREF configuration and settling time.....	54
• Updated Temperature Sensor coefficient specification values	54
• Changed VREF electrical characteristics for IVREF and TCVREF specification values.....	54
• Changed Comparator electrical characteristics for Icomp	54
• Updated SPI specifications to reflect corrected values	54
• Updated Supported Functionality by Operating Mode table for accuracy and organization.....	77
• Added detailed DMA Features table to DMA section	80
• Updated Flash Memory section to indicate that any 32kB sectors can be selected for high-endurance operation	86
• Removed text from SRAM section regarding usage of DMA with SRAM ECC protection.....	86
• Updated description in SRAM section regarding write-execute user operation.....	86
• Updated ADC description section to reflect correct quantity of result storage registers.....	87
• Updated Temperature Sensor section to reflect correct test conditions for settling time and VREF configuration.....	88
• Updated Security section to list all security features present in this device	90
• Updated Keystore section to indicate that up to 4 keys are supported.....	91
• Updated UART section to correctly list UART instances present in this device	92
• Updated SPI section to reference MCLK rather than ULPCLK.....	93
• Updated LFSS section to indicate presence of LFSS_B and RTC_B variants.....	93
• Added Cross Trigger Map to Timers section.....	95

Changes from April 30, 2025 to October 30, 2025 (from Revision A (April 2025) to Revision B (Oct 2025))

	Page
• Updated device variants for 100_nFBGA_ZAW package as released.....	1

• Updated Device Comparison table to add MSPM0G1518SPM (tray-pack) variant.....	7
• Updated Device Comparison table to add MSPM0G1518SPM (tray-pack) variant.....	7
• Added MSPM0G1518 in tray format to table.....	9
• Added YCJ pin map.....	10
• Added ZAW package thermal characteristics.....	54
• Removed slew rate foot note with internal test condition from POR and BOR table	54
• Added footnotes 5 and 6 to clarify test conditions, enabling users to reproduce test case.....	54
• Added footnote 3 for SYSPLL table to give performance recommendation.....	54
• Added YCJ (WCSP) and ZAW (nFBGA) package drawings.....	130

12 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

MECHANICAL DATA

MTQF013A – OCTOBER 1994 – REVISED DECEMBER 1996

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-026

LAND PATTERN DATA


PZ (S-PQFP-G100)

PLASTIC QUAD FLAT PACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




PACKAGE OUTLINE

PM0064A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT

PM0064A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



4215162/A 03/2017

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).

EXAMPLE STENCIL DESIGN

PM0064A


LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.




PT0048A

PACKAGE OUTLINE

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.
4. This may also be a thermally enhanced plastic package with leads connected to the die pads.

EXAMPLE BOARD LAYOUT

PT0048A

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PT0048A


LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.




RGZ0048B

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGZ0048B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGZ0048B


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



YCJ0042-C01

PACKAGE OUTLINE
DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

YCJ0042-C01

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YCJ0042-C01


DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




RHB0032E

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

RHB0032E


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



ZAW0100A

PACKAGE OUTLINE
NFBGA - 1.5 mm max height

PLASTIC BALL GRID ARRAY



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

ZAW0100A

NFBGA - 1.5 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)


- 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).

EXAMPLE STENCIL DESIGN

ZAW0100A

NFBGA - 1.5 mm max height


PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

12.1 Tray Information



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

Device	Package Type	Package Name	Pins	SPQ	Unit Array Matrix	Max Temp. (Deg C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
MSPM0G1518SPM	PM	LQFP	64	160	8x20	150	315	135.9	7620	15.2	13.1	13

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/Ball material	MSL rating/Peak reflow	Op temp (°C)	Part marking
MSPM0G1518SPM	Active	Production	LQFP (PM) 64	Tray	Yes	NiPdAu	Level 2 (260C)	125	M0G1518S

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
MSPM0G1518SPM	Active	Production	LQFP (PM) 64	160 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G1518S
MSPM0G1518SPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G1518S
MSPM0G1518SPNR	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0G1518S
MSPM0G1518SPTR	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G1518S
MSPM0G1518SPZR	Active	Production	LQFP (PZ) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0G1518S
MSPM0G1518SRGZR	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G1518S
MSPM0G1518SRHBR	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G1518S
MSPM0G1518SZAWR	Active	Production	NFBGA (ZAW) 100	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 125	M0G1518S
MSPM0G1519SPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G1519S
MSPM0G1519SPNR	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0G1519S
MSPM0G1519SPTR	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G1519S
MSPM0G1519SPZR	Active	Production	LQFP (PZ) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0G1519S
MSPM0G1519SRGZR	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G1519S
MSPM0G1519SRHBR	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G1519S
MSPM0G1519SZAWR	Active	Production	NFBGA (ZAW) 100	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 125	M0G1519S
MSPM0G3518SPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3518S
MSPM0G3518SPNR	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0G3518S
MSPM0G3518SPTR	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3518S
MSPM0G3518SPZR	Active	Production	LQFP (PZ) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0G3518S
MSPM0G3518SRGZR	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3518S
MSPM0G3518SRHBR	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3518S
MSPM0G3518SZAWR	Active	Production	NFBGA (ZAW) 100	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 125	M0G3518S
MSPM0G3519SPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3519S
MSPM0G3519SPNR	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0G3519S
MSPM0G3519SPTR	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3519S

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
MSPM0G3519SPZR	Active	Production	LQFP (PZ) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0G3519S
MSPM0G3519SRGZR	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3519S
MSPM0G3519SRHBR	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3519S
MSPM0G3519SZAWR	Active	Production	NFBGA (ZAW) 100	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 125	M0G3519S
XMSPM0G1519SRGZR	Active	Preproduction	VQFN (RGZ) 48	4000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G1519SRGZR.A	Active	Preproduction	VQFN (RGZ) 48	4000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G1519SRHBR	Active	Preproduction	VQFN (RHB) 32	5000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G1519SRHBR.A	Active	Preproduction	VQFN (RHB) 32	5000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SPMR	Active	Preproduction	LQFP (PM) 64	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SPMR.A	Active	Preproduction	LQFP (PM) 64	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SPNR	Active	Preproduction	LQFP (PN) 80	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SPNR.A	Active	Preproduction	LQFP (PN) 80	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SPZR	Active	Preproduction	LQFP (PZ) 100	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SPZR.A	Active	Preproduction	LQFP (PZ) 100	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SRGZR	Active	Preproduction	VQFN (RGZ) 48	4000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SRGZR.A	Active	Preproduction	VQFN (RGZ) 48	4000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SRHBR	Active	Preproduction	VQFN (RHB) 32	5000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0G3519SRHBR.A	Active	Preproduction	VQFN (RHB) 32	5000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF MSPM0G3518, MSPM0G3519 :

- Automotive : [MSPM0G3518-Q1](#), [MSPM0G3519-Q1](#)


NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSPM0G1518SPMR	LQFP	PM	64	1000	330.0	24.4	12.5	12.5	2.2	16.0	24.0	Q2
MSPM0G1518SPNR	LQFP	PN	80	1000	330.0	24.4	16.0	16.0	2.0	24.0	24.0	Q2
MSPM0G1518SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0G1518SPZR	LQFP	PZ	100	1000	330.0	32.4	16.9	16.9	2.1	24.0	32.0	Q2
MSPM0G1518SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSPM0G1518SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSPM0G1518SZAWR	NFBGA	ZAW	100	1000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q1
MSPM0G1519SPMR	LQFP	PM	64	1000	330.0	24.4	12.5	12.5	2.2	16.0	24.0	Q2
MSPM0G1519SPNR	LQFP	PN	80	1000	330.0	24.4	16.0	16.0	2.0	24.0	24.0	Q2
MSPM0G1519SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0G1519SPZR	LQFP	PZ	100	1000	330.0	32.4	16.9	16.9	2.1	24.0	32.0	Q2
MSPM0G1519SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSPM0G1519SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSPM0G1519SZAWR	NFBGA	ZAW	100	1000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q1
MSPM0G3518SPMR	LQFP	PM	64	1000	330.0	24.4	12.5	12.5	2.2	16.0	24.0	Q2
MSPM0G3518SPNR	LQFP	PN	80	1000	330.0	24.4	16.0	16.0	2.0	24.0	24.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSPM0G3518SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0G3518SPZR	LQFP	PZ	100	1000	330.0	32.4	16.9	16.9	2.1	24.0	32.0	Q2
MSPM0G3518SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSPM0G3518SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSPM0G3518SZAWR	NFBGA	ZAW	100	1000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q1
MSPM0G3519SPMR	LQFP	PM	64	1000	330.0	24.4	12.5	12.5	2.2	16.0	24.0	Q2
MSPM0G3519SPNR	LQFP	PN	80	1000	330.0	24.4	16.0	16.0	2.0	24.0	24.0	Q2
MSPM0G3519SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0G3519SPZR	LQFP	PZ	100	1000	330.0	32.4	16.9	16.9	2.1	24.0	32.0	Q2
MSPM0G3519SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSPM0G3519SRHBR	VQFN	RHB	32	5000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSPM0G3519SZAWR	NFBGA	ZAW	100	1000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSPM0G1518SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0G1518SPNR	LQFP	PN	80	1000	367.0	367.0	55.0
MSPM0G1518SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0G1518SPZR	LQFP	PZ	100	1000	367.0	367.0	55.0
MSPM0G1518SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0G1518SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSPM0G1518SZAWR	NFBGA	ZAW	100	1000	336.6	336.6	31.8
MSPM0G1519SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0G1519SPNR	LQFP	PN	80	1000	367.0	367.0	55.0
MSPM0G1519SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0G1519SPZR	LQFP	PZ	100	1000	367.0	367.0	55.0
MSPM0G1519SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0G1519SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSPM0G1519SZAWR	NFBGA	ZAW	100	1000	336.6	336.6	31.8
MSPM0G3518SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0G3518SPNR	LQFP	PN	80	1000	367.0	367.0	55.0
MSPM0G3518SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0G3518SPZR	LQFP	PZ	100	1000	367.0	367.0	55.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSPM0G3518SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0G3518SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSPM0G3518SZAWR	NFBGA	ZAW	100	1000	336.6	336.6	31.8
MSPM0G3519SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0G3519SPNR	LQFP	PN	80	1000	367.0	367.0	55.0
MSPM0G3519SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0G3519SPZR	LQFP	PZ	100	1000	367.0	367.0	55.0
MSPM0G3519SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0G3519SRHBR	VQFN	RHB	32	5000	367.0	367.0	35.0
MSPM0G3519SZAWR	NFBGA	ZAW	100	1000	336.6	336.6	31.8



TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
MSPM0G1518SPM	PM	LQFP	64	160	8 X 20	150	315	135.9	7620	15.2	13.1	13



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

ZAW0100A

NFBGA - 1.5 mm max height

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE: 12X



SOLDER MASK DETAILS

NOT TO SCALE

4219786/A 01/2025

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).

EXAMPLE STENCIL DESIGN

ZAW0100A

NFBGA - 1.5 mm max height

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 12X

4219786/A 01/2025

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.


GENERIC PACKAGE VIEW

RGZ 48

VQFN - 1 mm max height

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4224671/A

EXAMPLE BOARD LAYOUT


RGZ0048B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:12X



SOLDER MASK DETAILS

4218795/B 02/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGZ0048B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 49
73% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:12X

4218795/B 02/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


GENERIC PACKAGE VIEW

RHB 32

VQFN - 1 mm max height



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224745/A



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL


EXPOSED PAD 33:
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4223442/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


PT0048A



PACKAGE OUTLINE

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.
4. This may also be a thermally enhanced plastic package with leads connected to the die pads.

EXAMPLE BOARD LAYOUT


PT0048A

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE 10.000



SOLDER MASK DETAILS

4215159/B 11/2023

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PT0048A

LQFP - 1.6 mm max height


LOW PROFILE QUAD FLATPACK



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.


PM0064A



PACKAGE OUTLINE

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



4215162/A 03/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT


PM0064A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4215162/A 03/2017

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).

EXAMPLE STENCIL DESIGN

PM0064A

LQFP - 1.6 mm max height


PLASTIC QUAD FLATPACK



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PN0080A



PACKAGE OUTLINE

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



4215166/A 08/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT


PN0080A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS

4215166/A 08/2022

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).

EXAMPLE STENCIL DESIGN

PN0080A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:6X

4215166/A 08/2022

NOTES: (continued)


7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

EXAMPLE BOARD LAYOUT

PZ0100A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).

EXAMPLE STENCIL DESIGN

PZ0100A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025