











#### MSP430FR5989-EP

SLASEC9 - APRIL 2017

## MSP430FR5989-EP Mixed-Signal Microcontroller

#### **Device Overview**

#### 1.1 **Features**

- Embedded Microcontroller
  - 16-Bit RISC Architecture up to 16-MHz Clock
  - Wide Supply Voltage Range (1.8 V to 3.6 V)
  - 1.99-V Minimum Supply Voltage Required for Power Up per SVS<sub>H</sub> Power-Up Level
- · Optimized Ultra-Low-Power Modes
  - Active Mode: Approximately 100 µA/MHz
  - Standby (LPM3 With VLO): 0.4 μA (Typical)
  - Real-Time Clock (RTC) (LPM3.5): 0.35 μA (Typical) (1)
  - Shutdown (LPM4.5): 0.02 µA (Typical)
- Ultra-Low-Power Ferroelectric RAM (FRAM)
  - Up to 128KB of Nonvolatile Memory
  - Ultra-Low-Power Writes
  - Fast Write at 125 ns per Word (64KB in 4 ms)
  - Unified Memory = Program + Data + Storage in One Single Space
  - 10<sup>15</sup> Write Cycle Endurance
  - Radiation Resistant and Nonmagnetic
- · Intelligent Digital Peripherals
  - 32-Bit Hardware Multiplier (MPY)
  - Three-Channel Internal Direct Memory Access (DMA)
  - RTC With Calendar and Alarm Functions
  - Five 16-Bit Timers With up to 7 Capture/Compare Registers Each
  - 16-Bit and 32-Bit Cyclic Redundancy Checker (CRC16, CRC32)
- High-Performance Analog
  - 16-Channel Analog Comparator
  - 12-Bit Analog-to-Digital Converter (ADC) With Internal Reference and Sample-and-Hold and up to 16 External Input Channels
  - Integrated LCD Driver With Contrast Control for up to 320 Segments
- (1) RTC is clocked by a 3.7-pF crystal.

#### **Applications**

- Water Meters
- **Heat Meters**
- **Heat Cost Allocators**

- Multifunction Input/Output Ports
  - All P1 to P10 and PJ Pins Support Capacitive Touch Capability Without Need for External Components
  - Accessible Bit-, Byte- and Word-Wise (in Pairs)
  - Edge-Selectable Wakeup From LPM on Ports P1, P2, P3, and P4
  - Programmable Pullup and Pulldown on All Ports
- Code Security
  - True Random Number Seed for Random Number Generation Algorithm
- Enhanced Serial Communication
  - eUSCI\_A0 and eUSCI\_A1 Support:
    - UART With Automatic Baud-Rate Detection
    - IrDA Encode and Decode
    - SPI
  - eUSCI B0 and eUSCI B1 Support:
    - I<sup>2</sup>C With Multiple-Slave Addressing
  - Hardware UART and I<sup>2</sup>C Bootloader (BSL)
- Flexible Clock System
  - Fixed-Frequency DCO With 10 Selectable **Factory-Trimmed Frequencies**
  - Low-Power Low-Frequency Internal Clock Source (VLO)
  - 32-kHz Crystals (LFXT)
  - High-Frequency Crystals (HFXT)
- · Development Tools and Software
  - Free Professional Development Environments With EnergyTrace++™ Technology
  - Experimenter and Development Kits
- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- · Enhanced Diminishing Manufacturing Sources (DMS) Support
- **Enhanced Product-Change Notification**
- **Qualification Pedigree**
- Portable Medical Meters
- Data Logging

## TEXAS INSTRUMENTS

#### 1.3 Description

The MSP430™ ultra-low-power (ULP) FRAM platform combines uniquely embedded FRAM and a holistic ultra-low-power system architecture, allowing innovators to increase performance at lowered energy budgets. FRAM technology combines the speed, flexibility, and endurance of SRAM with the stability and reliability of flash at much lower power.

The MSP430 ULP FRAM portfolio consists of a diverse set of devices that feature FRAM, the ULP 16-bit MSP430 CPU, and intelligent peripherals targeted for various applications. The ULP architecture showcases seven low-power modes, which are optimized to achieve extended battery life in energy-challenged applications.

As a high reliability enhanced product, with controlled baseline, extended temperature range (–55°C to 95°C) and gold bond wires in the package, this device is uniquely suited to mission critical applications.

#### Device Information<sup>(1)</sup>

| PART NUMBER     | PACKAGE   | BODY SIZE <sup>(2)</sup> |
|-----------------|-----------|--------------------------|
| MSP430FR5989-EP | VQFN (64) | 9.00 mm × 9.00 mm        |

- (1) For more information, see Section 8, Mechanical, Packaging, and Orderable Information.
- (2) The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 8.

#### 1.4 Functional Block Diagram

Figure 1-1 shows the functional block diagram.




Figure 1-1. Functional Block Diagram – MSP430FR5989-EP

Device Overview



www.ti.com

# Table of Contents

| 1 | Devi | ce Overview   | <u>1</u>       |   | 4.13  | Timing and Switching Characteristics              | . 22 |
|---|------|---|----------------|---|-------|---|------|
|   | 1.1  | Features  | . 1            | 5 | Deta  | illed Description                                 | 57   |
|   | 1.2  | Applications  | . 1            |   | 5.1   | Overview  | . 57 |
|   | 1.3  | Description   | . 2            |   | 5.2   | CPU   | . 57 |
|   | 1.4  | Functional Block Diagram                                    | . 2            |   | 5.3   | Operating Modes                                   | . 58 |
| 2 | Revi | sion History  | . 4            |   | 5.4   | Interrupt Vector Table and Signatures             | . 61 |
| 3 | Term | ninal Configuration and Functions                           | . <del>5</del> |   | 5.5   | Bootloader (BSL)                                  | . 64 |
|   | 3.1  | Pin Diagram   | <u>5</u>       |   | 5.6   | JTAG Operation                                    | . 64 |
|   | 3.2  | Signal Descriptions   | <u>6</u>       |   | 5.7   | FRAM  | . 65 |
|   | 3.3  | Pin Multiplexing  | 12             |   | 5.8   | RAM   | . 65 |
|   | 3.4  | Connection of Unused Pins                                   | 12             |   | 5.9   | Tiny RAM  | . 65 |
| 4 | Spec | cifications   | 13             |   | 5.10  | Memory Protection Unit Including IP Encapsulation | 65   |
|   | 4.1  | Absolute Maximum Ratings                                    | 13             |   | 5.11  | Peripherals                                       | . 66 |
|   | 4.2  | ESD Ratings   | 13             |   | 5.12  | Device Descriptors (TLV)                          | 113  |
|   | 4.3  | Recommended Operating Conditions                            | 13             |   | 5.13  | Memory  | 116  |
|   | 4.4  | Active Mode Supply Current Into V <sub>CC</sub> Excluding   |                |   | 5.14  | Identification                                    | 134  |
|   |      | External Current  | <u>14</u>      | 6 | Appl  | lications, Implementation, and Layout             | 135  |
|   | 4.5  | Typical Characteristics, Active Mode Supply                 | 45             |   | 6.1   | Device Connection and Layout Fundamentals         | 135  |
|   | 4.6  | Currents  | <u>15</u>      |   | 6.2   | Peripheral- and Interface-Specific Design         |      |
|   | 4.0  | Into V <sub>CC</sub> Excluding External Current             | 15             |   |       | Information                                       |      |
|   | 4.7  | Low-Power Mode (LPM2, LPM3, LPM4) Supply                    | <u></u>        | 7 | Devi  | ce and Documentation Support                      | 143  |
|   |      | Currents (Into V <sub>CC</sub> ) Excluding External Current | <u>16</u>      |   | 7.1   | Device and Development Tool Nomenclature          | 143  |
|   | 4.8  | Low-Power Mode With LCD Supply Currents (Into               |                |   | 7.2   | Tools and Software                                | 145  |
|   |      | V <sub>CC</sub> ) Excluding External Current                | <u>18</u>      |   | 7.3   | Documentation Support                             | 147  |
|   | 4.9  | Low-Power Mode LPMx.5 Supply Currents (Into                 | 40             |   | 7.4   | Community Resources                               | 148  |
|   | 4.10 | V <sub>CC</sub> ) Excluding External Current                | <u>19</u>      |   | 7.5   | Trademarks  | 148  |
|   | 4.10 | Currents  | 20             |   | 7.6   | Electrostatic Discharge Caution                   | 148  |
|   | 4.11 | Typical Characteristics, Current Consumption per            |                |   | 7.7   | Export Control Notice                             | 148  |
|   |      | Module  | <u>21</u>      |   | 7.8   | Glossary  | 149  |
|   | 4.12 | Thermal Resistance Characteristics                          | 22             | 8 |       | hanical, Packaging, and Orderable                 |      |
|   |      |   | _              |   | Infor | rmation   | 149  |

# **INSTRUMENTS**

## 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE       | REVISION | NOTES            |
|------------|----------|------------------|
| April 2017 | *        | Initial release. |




SLASEC9 - APRIL 2017

#### **Terminal Configuration and Functions**

#### Pin Diagram 3.1

Figure 3-1 shows the pinout of the 64-pin RGC package.



NOTE: On devices with UART BSL: P2.0: BSLTX; P2.1: BSLRX NOTE: On devices with I<sup>2</sup>C BSL: P1.6: BSLSDA; P1.7: BSLSCL

Figure 3-1. 64-Pin RGC Package (Top View) - MSP430FR5989-EP



## 3.2 Signal Descriptions

Table 3-1. Signal Descriptions - MSP430FR5989-EP

| TERMINAL                          |     | Ingilal Descriptions - Inol 4301 (13303-El   |
|-----------------------------------|-----|--|
| RG                                |     | DESCRIPTION  |
| NAME                              | NO. |  |
|                                   |     | General-purpose digital I/O  |
| P4.3/UCA0SOMI/<br>UCA0RXD/UCB1STE | 1   | USCI_A0: Slave out, master in (SPI mode), Receive data (UART mode)                       |
| OCAONAD/OCB131E                   |     | USCI_B1: Slave transmit enable (SPI mode)  |
|                                   |     | General-purpose digital I/O  |
|                                   | _   | USCI_B0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)      |
| P1.4/UCB0CLK/ UCA0STE/TA1.0       | 2   | USCI_A0: Slave transmit enable (SPI mode)  |
|                                   |     | Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output                              |
|                                   |     | General-purpose digital I/O  |
|                                   | _   | USCI_B0: Slave transmit enable (SPI mode)  |
| P1.5/UCB0STE/ UCA0CLK/TA0.0       | 3   | USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)      |
|                                   |     | Timer_A TA0 CCR0 capture: CCI0A input, compare: Out0 output                              |
|                                   |     | General-purpose digital I/O  |
|                                   |     | USCI_B0: Slave in, master out (SPI mode), I <sup>2</sup> C data (I <sup>2</sup> C mode)  |
| P1.6/UCB0SIMO/ UCB0SDA/TA0.1      | 4   | BSL Data (I <sup>2</sup> C BSL)  |
|                                   |     | Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output                              |
|                                   | 5   | General-purpose digital I/O  |
|                                   |     | USCI_B0: Slave out, master in (SPI mode), I <sup>2</sup> C clock (I <sup>2</sup> C mode) |
| P1.7/UCB0SOMI/ UCB0SCL/TA0.2      |     | BSL Clock (I <sup>2</sup> C BSL)   |
|                                   |     | Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output                              |
| Do ATTO 0                         | •   | General-purpose digital I/O  |
| P2.4/TB0.3                        | 6   | Timer_B TB0 CCR3 capture: CCl3A input, compare: Out3 output                              |
| D2 5/TD0 4                        | 7   | General-purpose digital I/O  |
| P2.5/TB0.4 7                      |     | Timer_B TB0 CCR4 capture: CCI4A input, compare: Out4 output                              |
|                                   |     | General-purpose digital I/O  |
| P2.6/TB0.5/ESIC1OUT               | 8   | Timer_B TB0 CCR5 capture: CCl5A input, compare: Out5 output                              |
|                                   |     | ESI Comparator 1 output  |
|                                   |     | General-purpose digital I/O  |
| P2.7/TB0.6/ESIC2OUT               | 9   | Timer_B TB0 CCR6 capture: CCl6A input, compare: Out6 output                              |
|                                   |     | ESI Comparator 2 output  |
|                                   |     | General-purpose digital I/O  |
| P5.0/TA1.1/MCLK                   | 10  | Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output                              |
|                                   |     | MCLK output  |
| P5.1/TA1.2                        | 11  | General-purpose digital I/O  |
|                                   |     | Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output                              |
|                                   |     | General-purpose digital I/O  |
| P5.2/TA1.0/TA1CLK/ACLK            | 12  | Timer_A TA1 CCR0 capture: CCl0B input, compare: Out0 output                              |
|                                   | 12  | Timer_A TA1 clock signal TA0CLK input  |
|                                   |     | ACLK output  |

www.ti.com

Table 3-1. Signal Descriptions - MSP430FR5989-EP (continued)

| TERMINAL                          |     |   |
|-----------------------------------|-----|---|
| NAME                              | RGC | DESCRIPTION   |
| NAME                              | NO. |   |
| P5.3/UCB1STE                      | 13  | General-purpose digital I/O   |
| F3.3/0CB131E                      | 13  | USCI_B1: Slave transmit enable (SPI mode)   |
| P3.0/UCB1CLK                      | 14  | General-purpose digital I/O   |
| F3.0/OCBTCLK                      | 14  | USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode) |
|                                   |     | General-purpose digital I/O   |
| P3.1/UCB1SIMO/UCB1SDA             | 15  | USCI_B1: Slave in, master out (SPI mode)  |
|                                   |     | USCI_B1: I <sup>2</sup> C data (I <sup>2</sup> C mode)                              |
|                                   |     | General-purpose digital I/O   |
| P3.2/UCB1SOMI/UCB1SCL             | 16  | USCI_B1: Slave out, master in (SPI mode)  |
|                                   |     | USCI_B1: I <sup>2</sup> C clock (I <sup>2</sup> C mode)                             |
| DVSS1                             | 17  | Digital ground supply   |
| DVCC1                             | 18  | Digital power supply  |
| TEST/SBWTCK                       | 19  | Test mode pin - select digital I/O on JTAG pins                                     |
| TEST/OBWTOK                       | 10  | Spy-Bi-Wire input clock   |
|                                   |     | Reset input, active low   |
| RST/NMI/SBWTDIO                   | 20  | Nonmaskable interrupt input   |
|                                   |     | Spy-Bi-Wire data input/output   |
|                                   |     | General-purpose digital I/O   |
|                                   | 21  | Test data output port   |
| PJ.0/TDO/TB0OUTH/<br>SMCLK/SRSCG1 |     | Switch all PWM outputs high impedance input - Timer_B TB0                           |
| SWIELVERGE 1                      |     | SMCLK output  |
|                                   |     | Low-power debug: CPU Status register SCG1   |
|                                   |     | General-purpose digital I/O   |
|                                   |     | Test data input or test clock input   |
| PJ.1/TDI/TCLK/MCLK/SRSCG0         | 22  | MCLK output   |
|                                   |     | Low-power debug: CPU Status register SCG0   |
|                                   |     | General-purpose digital I/O   |
|                                   |     | Test mode select  |
| PJ.2/TMS/ACLK/SROSCOFF            | 23  | ACLK output   |
|                                   |     | Low-power debug: CPU Status register OSCOFF   |
|                                   |     | General-purpose digital I/O   |
|                                   |     | Test clock  |
| PJ.3/TCK/COUT/SRCPUOFF            | 24  | Comparator output   |
|                                   |     | Low-power debug: CPU Status register CPUOFF   |
|                                   |     | General-purpose digital I/O   |
| P3.3/TA1.1/TB0CLK                 | 25  | Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output                         |
|                                   |     | Timer B TB0 clock signal TB0CLK input   |
|                                   |     | General-purpose digital I/O   |
|                                   |     | USCI_A1: Slave in, master out (SPI mode)  |
| P3.4/UCA1SIMO/UCA1TXD/TB0.0       | 26  | USCI_A1: Transmit data (UART mode)  |
|                                   |     |   |
|                                   |     | Timer_B TB0 CCR0 capture: CCI0A input, compare: Out0 output                         |

Table 3-1. Signal Descriptions – MSP430FR5989-EP (continued)

| TERMINAL                     |     |   |  |  |
|------------------------------|-----|---|--|--|
|                              | RGC | DESCRIPTION   |  |  |
| NAME                         | NO. |   |  |  |
|                              |     | General-purpose digital I/O   |  |  |
|                              | 07  | USCI_A1: Slave out, master in (SPI mode)  |  |  |
| P3.5/UCA1SOMI/UCA1RXD/TB0.1  | 27  | USCI_A1: Receive data (UART mode)   |  |  |
|                              |     | Timer_B TB0 CCR1 capture: CCl1A input, compare: Out1 output                         |  |  |
|                              |     | General-purpose digital I/O   |  |  |
| P3.6/UCA1CLK/TB0.2           | 28  | USCI_A1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode) |  |  |
|                              |     | Timer_B TB0 CCR2 capture: CCl2A input, compare: Out2 output                         |  |  |
|                              |     | General-purpose digital I/O   |  |  |
| P3.7/UCA1STE/TB0.3           |     | USCI_A1: Slave transmit enable (SPI mode)   |  |  |
|                              |     | Timer_B TB0 CCR3 capture: CCl3B input, compare: Out3 output                         |  |  |
|                              |     | General-purpose digital I/O   |  |  |
| P2.3/UCA0STE/TB0OUTH         | 30  | USCI_A0: Slave transmit enable (SPI mode)   |  |  |
|                              |     | Switch all PWM outputs high impedance input - Timer_B TB0                           |  |  |
|                              |     | General-purpose digital I/O   |  |  |
| P2 2/LICANCI K/TRN 4/PTCCI K | 31  | USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode) |  |  |
| P2.2/UCA0CLK/TB0.4/RTCCLK    |     | Timer_B TB0 CCR4 capture: CCI4B input, compare: Out4 output                         |  |  |
|                              |     | RTC clock output for calibration  |  |  |
|                              |     | General-purpose digital I/O   |  |  |
|                              |     | USCI_A0: Slave out, master in (SPI mode)  |  |  |
| P2.1/UCA0SOMI/UCA0RXD/TB0.5/ | 32  | USCI_A0: Receive data (UART mode)   |  |  |
| DMAE0                        | 32  | BSL receive (UART BSL)  |  |  |
|                              |     | Timer_B TB0 CCR5 capture: CCl5B input, compare: Out5 output                         |  |  |
|                              |     | DMA external trigger input  |  |  |
|                              |     | General-purpose digital I/O   |  |  |
|                              |     | USCI_A0: Slave in, master out (SPI mode)  |  |  |
| P2.0/UCA0SIMO/UCA0TXD/TB0.6/ | 22  | USCI_A0: Transmit data (UART mode)  |  |  |
| TB0CLK                       | 33  | BSL transmit (UART BSL)   |  |  |
|                              |     | Timer_B TB0 CCR6 capture: CCl6B input, compare: Out6 output                         |  |  |
|                              |     | Timer_B TB0 clock signal TB0CLK input   |  |  |
| DVSS2                        | 34  | Digital ground supply   |  |  |
| DVCC2                        | 35  | Digital power supply  |  |  |
|                              |     | General-purpose digital I/O   |  |  |
|                              |     | ESI test signal 4   |  |  |
| P1.3/ESITEST4/TA1.2/A3/C3    | 36  | Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output                         |  |  |
|                              |     | Analog input A3   |  |  |
|                              |     | Comparator input C3   |  |  |



www.ti.com

Table 3-1. Signal Descriptions – MSP430FR5989-EP (continued)

| TERMINAL                        |     |   |
|---------------------------------|-----|---|
| NAME                            | RGC | DESCRIPTION   |
| NAME                            | NO. |   |
|                                 |     | General-purpose digital I/O                                 |
|                                 |     | Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output |
| P1.2/TA1.1/TA0CLK/COUT/A2/C2    | 37  | Timer_A TA0 clock signal TA0CLK input                       |
|                                 |     | Comparator output   |
|                                 |     | Analog input A2   |
|                                 |     | Comparator input C2   |
|                                 |     | General-purpose digital I/O                                 |
|                                 |     | Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output |
|                                 |     | Timer_A TA1 clock signal TA1CLK input                       |
| P1.1/TA0.2/TA1CLK/              | 38  | Comparator output   |
| COUT/A1/C1/VREF+/ VeREF+        |     | Analog input A1   |
|                                 |     | Comparator input C1   |
|                                 |     | Output of positive reference voltage                        |
|                                 |     | Input for an external positive reference voltage to the ADC |
|                                 |     | General-purpose digital I/O                                 |
|                                 |     | Timer_A TA0 CCR1 capture: CCl1A input, compare: Out1 output |
|                                 |     | DMA external trigger input                                  |
| P1.0/TA0.1/DMAE0/ RTCCLK/A0/C0/ | 39  | RTC clock output for calibration                            |
| VREF-/VeREF-                    | 00  | Analog input A0   |
|                                 |     | Comparator input C0   |
|                                 |     | Output of negative reference voltage                        |
|                                 |     | Input for an external negative reference voltage to the ADC |
|                                 |     | General-purpose digital I/O                                 |
| P9.0/ESICH0/ESITEST0/A8/C8      | 40  | ESI channel 0 sensor excitation output and signal input     |
|                                 |     | ESI test signal 0   |
|                                 |     | Analog input A8; comparator input C8                        |
|                                 |     | General-purpose digital I/O                                 |
| Do 4/5010114/50175074/40/00     |     | ESI channel 1 sensor excitation output and signal input     |
| P9.1/ESICH1/ESITEST1/ A9/C9     | 41  | ESI test signal 1   |
|                                 |     | Analog input A9   |
|                                 |     | Comparator input C9 General-purpose digital I/O             |
|                                 |     |   |
| P9.2/ESICH2/ESITEST2/A10/C10    | 40  | ESI channel 2 sensor excitation output and signal input     |
| P9.2/ESICH2/ESITES12/A10/C10    | 42  | ESI test signal 2   |
|                                 |     | Analog input A10  |
|                                 |     | Comparator input C10 General-purpose digital I/O            |
|                                 |     |   |
| DO 2/ESICH2/ESITEST2/A44/C44    | 40  | ESI test signal 3   |
| P9.3/ESICH3/ESITEST3/A11/C11    | 43  | ESI test signal 3   |
|                                 |     | Analog input A11  |
|                                 |     | Comparator input C11  |



Table 3-1. Signal Descriptions – MSP430FR5989-EP (continued)

| TERMINAL   |  |   |
|--|--|---|
| NAME   | RGC                                    | DESCRIPTION   |
| NAME   | NO.                                    |   |
|  |  | General-purpose digital I/O   |
| DO 4/FCICIO/A40/C40  |  | ESI channel 0 signal input to comparator  |
| P9.4/ESICI0/A12/C12  | 44                                     | Analog input A12  |
|  |  | Comparator input C12  |
|  |  | General-purpose digital I/O   |
| D0 5/50/014/440/040  | 45                                     | ESI channel 1 signal input to comparator  |
| P9.5/ESICI1/A13/C13  | 45                                     | Analog input A13  |
|  |  | Comparator input C13  |
|  |  | General-purpose digital I/O   |
|  |  | ESI channel 2 signal input to comparator  |
| P9.6/ESICI2/A14/C14  | 46                                     | Analog input A14  |
|  |  | Comparator input C14  |
|  |  | General-purpose digital I/O   |
|  |  | ESI channel 3 signal input to comparator  |
| P9.7/ESICI3/A15/C15  | 47                                     | Analog input A15  |
|  |  | Comparator input C15  |
| ESIDVCC  | 48                                     | ESI Power supply  |
| ESIDVSS  | 49                                     | ESI Ground supply   |
| ESICI  | 50                                     | ESI Scan IF input to Comparator   |
| ESICOM   | 51                                     | ESI Common termination for Scan IF sensors  |
|  |  |   |
| AVSS3  | 53                                     |   |
| PJ.7/HFXOUT  | 54                                     |   |
|  |  |   |
| PJ.6/HFXIN   | 55                                     |   |
| AV/881   | EG                                     |   |
| AVSST  | 30                                     |   |
| PJ.4/LFXIN   | 57                                     |   |
|  |  |   |
| PJ.5/LFXOUT  | 58                                     |   |
| AVSS2  | 59                                     |   |
|  |  | General-purpose digital I/O   |
|  |  |   |
| P4.0/UCB1SIMO/UCB1SDA/MCLK   | 60                                     |   |
|  |  |   |
|  |  | General-purpose digital I/O   |
|  |  |   |
| P4.1/UCB1SOMI/UCB1SCL/ACLK   | 61                                     | ·   |
|  |  | , , , , , , , , , , , , , , , , , , ,   |
| DVSS3  | 62                                     |   |
| DVCC3  | 63                                     |   |
| PJ.6/HFXIN  AVSS1  PJ.4/LFXIN  PJ.5/LFXOUT  AVSS2  P4.0/UCB1SIMO/UCB1SDA/MCLK  P4.1/UCB1SOMI/UCB1SCL/ACLK  DVSS3 | 55<br>56<br>57<br>58<br>59<br>60<br>61 | USCI_B1: Slave in, master out (SPI mode) USCI_B1: I <sup>2</sup> C data (I <sup>2</sup> C mode) MCLK output |



www.ti.com SLASEC9 – APRIL 2017

## Table 3-1. Signal Descriptions - MSP430FR5989-EP (continued)

| TERMINAL               |     |  |  |
|------------------------|-----|--|--|
| NAME                   | RGC | DESCRIPTION  |  |
| NAME                   | NO. |  |  |
|                        | 64  | General-purpose digital I/O  |  |
| P4.2/UCA0SIMO/UCA0TXD/ |     | USCI_A0: Slave in, master out (SPI mode)   |  |
| UCB1CLK                |     | USCI_A0: Transmit data (UART mode)   |  |
|                        |     | USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)      |  |
| Thermal pad Pag        |     | RGC package only. QFN package exposed thermal pad. TI recommends connection to $V_{SS}.$ |  |



### 3.3 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see Section 5.11.24.

#### 3.4 Connection of Unused Pins

Table 3-2 lists the correct termination of all unused pins.

Table 3-2. Connection of Unused Pins<sup>(1)</sup>

| PIN  | POTENTIAL                            | COMMENT   |
|--|--------------------------------------|---|
| AVCC   | DV <sub>CC</sub>                     |   |
| AVSS   | DV <sub>SS</sub>                     |   |
| Px.0 to Px.7                                 | Open                                 | Switched to port function, output direction (PxDIR.n = 1)   |
| R33/LCDCAP                                   | DV <sub>SS</sub> or DV <sub>CC</sub> | If not used the pin can be tied to either supplies.   |
| ESIDVCC                                      | DV <sub>CC</sub>                     |   |
| ESIDVSS                                      | DV <sub>SS</sub>                     |   |
| ESICOM                                       | Open                                 |   |
| ESICI  | Open                                 |   |
| RST/NMI                                      | DV <sub>CC</sub> or V <sub>CC</sub>  | 47-kΩ pullup or internal pullup selected with 2.2-nF (10-nF <sup>(2)</sup> ) pulldown.  |
| PJ.0/TDO<br>PJ.1/TDI<br>PJ.2/TMS<br>PJ.3/TCK | Open                                 | The JTAG pins are shared with general-purpose I/O function (PJ.x). If not being used, these should be switched to port function, output direction. When used as JTAG pins, these pins should remain open. |
| TEST   | Open                                 | This pin always has an internal pulldown enabled.   |

<sup>(1)</sup> Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection guidelines.

<sup>(2)</sup> The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers. If JTAG or Spy-Bi-Wire access is not needed, up to a 10-nF pulldown capacitor may be used.

SLASEC9 - APRIL 2017

#### **Specifications**

### Absolute Maximum Ratings<sup>(1)</sup>

over operating junction temperature range (unless otherwise noted)

|  | MIN  | MAX                                  | UNIT |
|--|------|--------------------------------------|------|
| Voltage applied at DVCC and AVCC pins to V <sub>SS</sub>     | -0.3 | 4.1                                  | V    |
| Voltage difference between DVCC and AVCC pins <sup>(2)</sup> |      | ±0.3                                 | V    |
| Voltage applied to any pin <sup>(3)</sup>                    | -0.3 | V <sub>CC</sub> + 0.3 V<br>(4.1 max) | V    |
| Diode current at any device pin                              |      | ±2                                   | mA   |
| Storage temperature, T <sub>stg</sub> <sup>(4)</sup>         | -55  | 125                                  | °C   |

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- Voltage differences between DVCC and AVCC exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.
- All voltage values are with respect to  $V_{SS}$ , unless otherwise noted.
- Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

#### 4.2 **ESD Ratings**

|      |                              |  | VALUE | UNIT |
|------|------------------------------|--|-------|------|
| \/   | Clastrostatia diseberge      | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)                         | ±1000 |      |
| V (E | ESD) Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±250  | V    |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

#### **Recommended Operating Conditions** 4.3

Typical data are based on  $V_{CC} = 3 \text{ V}$ ,  $T_J = 25^{\circ}\text{C}$  unless otherwise noted.

|                    |   |  | MIN                | NOM | MAX               | UNIT   |
|--------------------|---|--|--------------------|-----|-------------------|--------|
| V <sub>CC</sub>    | Supply voltage range applied at all DVCC, AVC               | CC, and ESIDVCC pins <sup>(1)</sup> (2) (3)        | 1.8 <sup>(4)</sup> |     | 3.6               | V      |
| $V_{SS}$           | Supply voltage applied at all DVSS, AVSS, and               | d ESIDVSS pins                                     |                    | 0   |                   | V      |
| $T_{J}$            | Operating junction temperature                              | <del>-</del> 55                                    |                    | 95  | °C                |        |
| C <sub>DVCC</sub>  | Capacitor value at DVCC and ESIDVCC (5)                     | Capacitor value at DVCC and ESIDVCC <sup>(5)</sup> |                    |     |                   | μF     |
| 4                  | Processor frequency (maximum MCLK frequency) <sup>(6)</sup> | No FRAM wait states (NWAITSx = 0)                  | 0                  |     | 8 <sup>(7)</sup>  | MHz    |
| TSYSTEM            | frequency) (6)  | With FRAM wait states (NWAITSx = 1) $^{(8)}$       | 0                  |     | 16 <sup>(9)</sup> | IVITIZ |
| f <sub>ACLK</sub>  | Maximum ACLK frequency                                      |  |                    |     | 50                | kHz    |
| f <sub>SMCLK</sub> | Maximum SMCLK frequency                                     |  |                    |     | 16 <sup>(9)</sup> | MHz    |

- (1) TI recommends powering the DVCC, AVCC, and ESIDVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between DVCC, AVCC, and ESIDVCC must not exceed the limits specified in Absolute Maximum Ratings. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.
- See Table 4-1 for additional important information.
- Modules may have a different supply voltage range specification. See the specification of each module in this data sheet.
- (4) The minimum supply voltage is defined by the supervisor SVS levels. See Table 4-2 for the exact values.
- Connect a low-ESR capacitor with at least the value specified and a maximum tolerance of 20% as close as possible to the DVCC and
- Modules may have a different maximum input clock specification. See the specification of each module in this data sheet.
- DCO settings and HF crystals with a typical value less than or equal to the specified MAX value are permitted.
- Wait states only occur on actual FRAM accesses; that is, on FRAM cache misses. RAM and peripheral accesses are always executed without wait states.
- DCO settings and HF crystals with a typical value less than or equal to the specified MAX value are permitted. If a clock sources with a larger typical value is used, the clock must be divided in the clock system.

## Active Mode Supply Current Into V<sub>CC</sub> Excluding External Current

over recommended operating junction temperature (unless otherwise noted)(1) (2)

|  |                                 |                 | FREQUENCY (f <sub>MCLK</sub> = f <sub>SMCLK</sub> ) |           |                                 |           |                                 |           |                             |       |                             |       |      |
|--|---------------------------------|-----------------|---|-----------|---------------------------------|-----------|---------------------------------|-----------|-----------------------------|-------|-----------------------------|-------|------|
| PARAMETER  | EXECUTION<br>MEMORY             | V <sub>cc</sub> | 1 MI<br>0 WA<br>STAT<br>(NWAITS                     | AIT<br>ES | 4 MI<br>0 WA<br>STAT<br>(NWAITS | AIT<br>ES | 8 Mi<br>0 WA<br>STAT<br>(NWAITS | AIT<br>ES | 12 M<br>1 WAIT S<br>(NWAITS | STATE | 16 M<br>1 WAIT S<br>(NWAITS | STATE | UNIT |
|  |                                 |                 | TYP   | MAX       | TYP                             | MAX       | TYP                             | MAX       | TYP                         | MAX   | TYP                         | MAX   |      |
| I <sub>AM, FRAM_UNI</sub><br>(Unified memory) <sup>(3)</sup> | FRAM                            | 3.0 V           | 210   |           | 640                             |           | 1220                            |           | 1475                        |       | 1845                        |       | μΑ   |
| I <sub>AM, FRAM</sub> (0%) <sup>(4)</sup> (5)                | FRAM<br>0% cache hit<br>ratio   | 3.0 V           | 375   |           | 1290                            |           | 2525                            |           | 2100                        |       | 2675                        |       | μΑ   |
| I <sub>AM, FRAM</sub> (50%) <sup>(4) (5)</sup>               | FRAM<br>50% cache hit<br>ratio  | 3.0 V           | 240   |           | 745                             |           | 1440                            |           | 1575                        |       | 1990                        |       | μΑ   |
| I <sub>AM, FRAM</sub> (66%) <sup>(4) (5)</sup>               | FRAM<br>66% cache hit<br>ratio  | 3.0 V           | 200   |           | 560                             |           | 1070                            |           | 1300                        |       | 1620                        |       | μΑ   |
| I <sub>AM, FRAM</sub> (75%) <sup>(4) (5)</sup>               | FRAM<br>75% cache hit<br>ratio  | 3.0 V           | 170   | 255       | 480                             |           | 890                             | 1085      | 1155                        | 1310  | 1420                        | 1620  | μΑ   |
| I <sub>AM, FRAM</sub> (100% <sup>(4)</sup> (5)               | FRAM<br>100% cache hit<br>ratio | 3.0 V           | 110   |           | 235                             |           | 420                             |           | 640                         |       | 730                         |       | μΑ   |
| I <sub>AM, RAM</sub> (6) (5)                                 | RAM                             | 3.0 V           | 130   |           | 320                             |           | 585                             |           | 890                         |       | 1070                        |       | μΑ   |
| I <sub>AM, RAM only</sub> (7) (5)                            | RAM                             | 3.0 V           | 100   | 180       | 290                             |           | 555                             |           | 860                         |       | 1040                        | 1300  | μΑ   |

All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current.

Characterized with program executing typical data processing.

 $f_{ACLK} = 32768 \text{ Hz}, f_{MCLK} = f_{SMCLK} = f_{DCO}$  at specified frequency, except for 12 MHz. For 12 MHz,  $f_{DCO} = 24 \text{ MHz}$  and  $f_{MCLK} = f_{SMCLK} = f_{DCO} / 2$ .

At MCLK frequencies above 8 MHz, the FRAM requires wait states. When wait states are required, the effective MCLK frequency (f<sub>MCLK.eff</sub>) decreases. The effective MCLK frequency also depends on the cache hit ratio. SMCLK is not affected by the number of wait states or the cache hit ratio.

The following equation can be used to compute f<sub>MCLK,eff</sub>:

 $f_{MCLK,eff} = f_{MCLK}$  / [wait states × (1 – cache hit ratio) + 1] For example, with 1 wait state and 75% cache hit ratio  $f_{MCKL,eff} = f_{MCLK}$  / [1 × (1 – 0.75) + 1] =  $f_{MCLK}$  / 1.25.


- Represents typical program execution. Program and data reside entirely in FRAM. All execution is from FRAM.
- Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit ratio represents number cache accesses divided by the total number of FRAM accesses. For example, a 75% ratio implies three of every four accesses is from cache, and the remaining are FRAM accesses.
- See Figure 4-1 for typical curves. Each characteristic equation shown in the graph is computed using the least squares method for best linear fit using the typical data shown in Section 4.4.
- (6) Program and data reside entirely in RAM. All execution is from RAM.
- (7) Program and data reside entirely in RAM. All execution is from RAM. FRAM is off.

STRUMENTS

14



#### 4.5 Typical Characteristics, Active Mode Supply Currents



I(AM, cache hit ratio): Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit ratio represents number cache accesses divided by the total number of FRAM accesses. For example, a 75% ratio implies three of every four accesses is from cache, and the remaining are FRAM accesses.

I(AM, RAMonly): Program and data reside entirely in RAM. All execution is from RAM. FRAM is off.

Figure 4-1. Typical Active Mode Supply Currents, No Wait States

## 4.6 Low-Power Mode (LPM0, LPM1) Supply Currents Into V<sub>CC</sub> Excluding External Current

over recommended operating junction temperature (unless otherwise noted) (1) (2)

|           |                 |                           | FREQUENCY (f <sub>SMCLK</sub> ) |       |     |       |     |       |     |     |        |    |      |
|-----------|-----------------|---------------------------|---------------------------------|-------|-----|-------|-----|-------|-----|-----|--------|----|------|
| PARAMETER | V <sub>cc</sub> | PARAMETER V <sub>CC</sub> |                                 | 1 MHz |     | 4 MHz |     | 8 MHz |     | Hz  | 16 MHz |    | UNIT |
|           |                 | TYP                       | MAX                             | TYP   | MAX | TYP   | MAX | TYP   | MAX | TYP | MAX    |    |      |
|           | 2.2 V           | 75                        |                                 | 105   |     | 165   |     | 250   |     | 230 |        |    |      |
| ILPM0     | 3.0 V           | 85                        | 120                             | 115   |     | 175   |     | 260   |     | 240 | 275    | μA |      |
|           | 2.2 V           | 40                        |                                 | 65    |     | 130   |     | 215   |     | 195 |        |    |      |
| LPM1      | 3.0 V           | 40                        | 65                              | 65    |     | 130   |     | 215   |     | 195 | 220    | μΑ |      |

<sup>(1)</sup> All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current.

<sup>(2)</sup> Current for watchdog timer clocked by SMCLK included.

 $f_{ACLK} = 32768 \text{ Hz}, f_{MCLK} = 0 \text{ MHz}, f_{SMCLK} = f_{DCO}$  at specified frequency, except for 12 MHz: here  $f_{DCO} = 24 \text{ MHz}$  and  $f_{SMCLK} = f_{DCO} / 2$ .

SLASEC9-APRIL 2017

# www.ti.com

#### Low-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into V<sub>CC</sub>) Excluding External Current

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted) (1)

|                                   |  |       | TEMPERATURE (T <sub>J</sub> ) |     |      |     |      |     |      |      |      |
|-----------------------------------|--|-------|-------------------------------|-----|------|-----|------|-----|------|------|------|
|                                   | PARAMETER  | Vcc   | -55°0                         | С   | 25°C |     | 60°C |     | 95°C |      | UNIT |
|                                   |  |       | TYP                           | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX  |      |
|                                   | Low-power mode 2, 12-pF  | 2.2 V | 0.6                           |     | 1.2  |     | 3.1  |     | 8.8  |      | ^    |
| I <sub>LPM2,XT12</sub>            | crystal (2) (3) (4)  | 3.0 V | 0.6                           |     | 1.2  | 2.2 | 3.1  |     | 8.8  | 20.8 | μΑ   |
|                                   | Low-power mode 2, 3.7-pF crystal <sup>(2)</sup> (5) (4)            | 2.2 V | 0.5                           |     | 1.1  |     | 3.0  |     | 8.7  |      | ^    |
| I <sub>LPM2,XT3.7</sub>           | crystal <sup>(2) (5) (4)</sup>                                     | 3.0 V | 0.5                           |     | 1.1  |     | 3.0  |     | 8.7  |      | μΑ   |
|                                   | Low-power mode 2, VLO,   | 2.2 V | 0.3                           |     | 0.9  |     | 2.8  |     | 8.5  |      | ^    |
| I <sub>LPM2,VLO</sub>             | includes SVS <sup>(6)</sup>  | 3.0 V | 0.3                           |     | 0.9  | 2.0 | 2.8  |     | 8.5  | 20.5 | μΑ   |
|                                   | Low-power mode 3, 12-pF  | 2.2 V | 0.5                           |     | 0.7  |     | 1.2  |     | 2.5  |      | ^    |
| I <sub>LPM3,XT12</sub>            | crystal, excludes SVS (2) (3) (7)                                  | 3.0 V | 0.5                           |     | 0.7  | 1.0 | 1.2  |     | 2.5  | 6.4  | μΑ   |
|                                   | Low-power mode 3, 3.7-pF   | 2.2 V | 0.4                           |     | 0.6  |     | 1.1  |     | 2.4  |      |      |
| I <sub>LPM3,XT3.7</sub>           | crystal, excludes SVS <sup>(2) (5) (8)</sup> (also see Figure 4-2) | 3.0 V | 0.4                           |     | 0.6  |     | 1.1  |     | 2.4  |      | μΑ   |
|                                   | Low-power mode 3,  | 2.2 V | 0.3                           |     | 0.4  |     | 0.9  |     | 2.2  |      |      |
| I <sub>LPM3,VLO</sub>             | VLO, excludes SVS (9)  | 3.0 V | 0.3                           |     | 0.4  | 0.8 | 0.9  |     | 2.2  | 6.1  | μΑ   |
| Louisia                           | Low-power mode 3,  | 2.2 V | 0.3                           |     | 0.4  |     | 0.8  |     | 2.1  |      |      |
| I <sub>LPM3,VLO</sub> ,<br>RAMoff | VLO, excludes SVS, RAM powered-down completely (10)                | 3.0 V | 0.3                           |     | 0.4  | 0.7 | 0.8  |     | 2.1  | 5.2  | μΑ   |

- All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. Not applicable for devices with HF crystal oscillator only.
- Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF load.
- Low-power mode 2, crystal oscillator test conditions:
  - Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included.
  - CPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),
- f<sub>XT1</sub> = 32768 Hz, f<sub>ACLK</sub> = f<sub>XT1</sub>, f<sub>MCLK</sub> = f<sub>SMCLK</sub> = 0 MHz

  (5) Characterized with a Seiko SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are chosen to closely match the required 3.7-pF load.
- Low-power mode 2, VLO test conditions:
  - Current for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). Current for brownout and SVS included. CPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),
  - $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = f_{VLO}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
- (7) Low-power mode 3, 12-pF crystal excluding SVS test conditions:
  - Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE =
  - CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
    - $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
    - Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. See the idle currents specified for the respective peripheral groups.
- Low-power mode 3, 3.7-pF crystal excluding SVS test conditions:
  - Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE =
  - CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
  - $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
  - Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. See the idle currents specified for the respective peripheral groups.
- Low-power mode 3, VLO excluding SVS test conditions:
  - Current for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). Current for brownout included. SVS disabled (SVSHE = 0).
  - CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
  - $f_{XT1} = 0 \text{ Hz}, \, f_{ACLK} = f_{VLO}, \, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
  - Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. See the idle currents specified for the respective peripheral groups.
- (10) Low-power mode 3, VLO excluding SVS test conditions:
  - Current for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). RAM disabled (RCCTL0 = 5A55h). Current for brownout included. SVS disabled (SVSHE = 0).
  - CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
  - $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = f_{VLO}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
  - Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. See the idle currents specified for the respective peripheral groups.

Specifications

**ISTRUMENTS** 



#### Low-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into V<sub>cc</sub>) Excluding External **Current** (continued)

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted) (1)

|                          |  |                 | •    |     | Т     | EMPERA | TURE (T <sub>J</sub> ) |     | ·    |     |      |
|--------------------------|--|-----------------|------|-----|-------|--------|------------------------|-----|------|-----|------|
|                          | PARAMETER  | V <sub>cc</sub> | -55° | С   | 25°C  | ;      | 60°C                   | ;   | 95°C |     | UNIT |
|                          |  |                 | TYP  | MAX | TYP   | MAX    | TYP                    | MAX | TYP  | MAX |      |
|                          | Low-power mode 4, includes   | 2.2 V           | 0.4  |     | 0.5   |        | 0.9                    |     | 2.3  |     | μА   |
| I <sub>LPM4,SVS</sub>    | SVS <sup>(11)</sup>  | 3.0 V           | 0.4  |     | 0.5   | 0.8    | 0.9                    |     | 2.3  | 6.2 | μА   |
|                          | Low-power mode 4, excludes   | 2.2 V           | 0.2  |     | 0.3   |        | 0.7                    |     | 2.0  |     | ^    |
| I <sub>LPM4</sub>        | SVS <sup>(12)</sup>  | 3.0 V           | 0.2  |     | 0.3   | 0.6    | 0.7                    |     | 2.0  | 6.0 | μΑ   |
|                          | Low-power mode 4, excludes   | 2.2 V           | 0.2  |     | 0.3   |        | 0.7                    |     | 1.9  |     |      |
| I <sub>LPM4,RAMoff</sub> | SVS, RAM powered-down completely (13)  | 3.0 V           | 0.2  |     | 0.3   | 0.6    | 0.7                    |     | 1.9  | 5.1 | μА   |
| I <sub>IDLE,GroupA</sub> | Additional idle current if one or<br>more modules from Group A<br>(see Table 5-3) are activated in<br>LPM3 or LPM4 | 3.0V            |      |     | 0.02  |        |                        |     | 1.18 | 2.6 | μΑ   |
| I <sub>IDLE,GroupB</sub> | Additional idle current if one or<br>more modules from Group B<br>(see Table 5-3) are activated in<br>LPM3 or LPM4 | 3.0V            |      |     | 0.02  |        |                        |     | 1.15 | 2.6 | μА   |
| I <sub>IDLE,GroupC</sub> | Additional idle current if one or<br>more modules from Group C<br>(see Table 5-3) are activated in<br>LPM3 or LPM4 | 3.0V            |      |     | 0.02  |        |                        |     | 1.5  | 2.8 | μА   |
| I <sub>IDLE,GroupD</sub> | Additional idle current if one or<br>more modules from Group D<br>(see Table 5-3) are activated in<br>LPM3 or LPM4 | 3.0V            |      |     | 0.015 |        |                        |     | 1.4  | 2.4 | μА   |

(11) Low-power mode 4 including SVS test conditions:

Current for brownout and SVS included (SVSHE = 1).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

 $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ 

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. See the idle currents specified for the respective peripheral groups.

(12) Low-power mode 4 excluding SVS test conditions:

Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

 $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ 

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. See the idle currents specified for the respective peripheral groups.

(13) Low-power mode 4 excluding SVS test conditions:

Current for brownout included. SVS disabled (SVSHE = 0). RAM disabled (RCCTL0 = 5A55h).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

 $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ 

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. See the idle currents specified for the respective peripheral groups.

Low-Power Mode With LCD Supply Currents (Into V<sub>cc</sub>) Excluding External Current

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|   |   |                 |       |     | T    | EMPERA | TURE (T <sub>J</sub> ) |     |      |     |      |
|---|---|-----------------|-------|-----|------|--------|------------------------|-----|------|-----|------|
|   | PARAMETER   | V <sub>cc</sub> | -55°0 | С   | 25°C | ;      | 60°C                   | ;   | 95°C | ;   | UNIT |
|   |   |                 | TYP   | MAX | TYP  | MAX    | TYP                    | MAX | TYP  | MAX |      |
| I <sub>LPM3,XT12</sub><br>LCD,<br>ext. bias | Low-power mode 3 (LPM3) current,12-pF crystal, LCD 4-mux mode, external biasing, excludes SVS <sup>(1)</sup> (2)                        | 3.0 V           | 0.7   |     | 0.9  |        | 1.5                    |     | 3.1  |     | μA   |
| I <sub>LPM3,XT12</sub><br>LCD,<br>int. bias | Low-power mode 3 (LPM3) current, 12-pF crystal, LCD 4-mux mode, internal biasing, charge pump disabled, excludes SVS <sup>(1)</sup> (3) | 3.0 V           | 2.0   |     | 2.2  | 2.9    | 2.8                    |     | 4.4  | 9.3 | μА   |
|   | Low-power mode 3 (LPM3)   | 2.2 V           | 5.0   |     | 5.2  |        | 5.8                    |     | 7.4  |     |      |
| I <sub>LPM3,XT12</sub><br>LCD,CP            | current,12-pF crystal, LCD 4-<br>mux mode, internal biasing,<br>charge pump enabled, 1/3 bias,<br>excludes SVS <sup>(1)</sup> (4)       | 3.0 V           | 4.5   |     | 4.7  |        | 5.3                    |     | 6.9  |     | μА   |

<sup>(1)</sup> Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE =

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

 $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ 

- (2) LCDMx = 11 (4-mux mode), LCDREXT = 1, LCDEXTBIAS = 1 (external biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 0 (charge pump disabled), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 (f<sub>LCD</sub> = 32768 Hz / 32 / 4 = 256 Hz)
  Current through external resistors not included (voltage levels are supplied by test equipment).
  Even segments S0, S2, ... = 0, odd segments S1, S3, ... = 1. No LCD panel load.
- (3) LCDMx = 11 (4-mux mode), LCDREXT = 0, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 0 (charge pump disabled), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 (f<sub>LCD</sub> = 32768 Hz / 32 / 4 = 256 Hz) Even segments S0, S2, ...=0, odd segments S1, S3, ... = 1. No LCD panel load.
- (4) LCDMx = 11 (4-mux mode), LCDREXT = 0, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 1 (charge pump enabled), VLCDx = 1000 (V<sub>LCD</sub>= 3 V typical), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 (f<sub>LCD</sub> = 32768 Hz / 32 / 4 = 256 Hz) Even segments S0, S2, ...=0, odd segments S1, S3, ... = 1. No LCD panel load. C<sub>LCDCAP</sub> = 10 μF

**ISTRUMENTS** 

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current - idle current of Group containing LCD module already included. See the idle currents specified for the respective peripheral groups.




#### 4.9 Low-Power Mode LPMx.5 Supply Currents (Into V<sub>cc</sub>) Excluding External Current

|                         | PARAMETER   | V <sub>cc</sub> | –55°0 | C   | 25°C | ;   | 60°C |     | 95°C |     | UNIT |
|-------------------------|---|-----------------|-------|-----|------|-----|------|-----|------|-----|------|
|                         | FARAMETER   |                 | TYP   | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX | UNIT |
|                         | Low-power mode 3.5, 12-pF   | 2.2 V           | 0.4   |     | 0.45 |     | 0.55 |     | 0.75 |     | ^    |
| ILPM3.5,XT12            | Low-power mode 3.5, 12-pF crystal including SVS <sup>(2)</sup> (3) (4)  | 3.0 V           | 0.4   |     | 0.45 | 0.7 | 0.55 |     | 0.75 | 1.6 | μА   |
|                         | Low-power mode 3.5, 3.7-pF  | 2.2 V           | 0.3   |     | 0.35 |     | 0.4  |     | 0.65 |     | ^    |
| ILPM3.5,XT3.7           | Low-power mode 3.5, 3.7-pF crystal excluding SVS <sup>(2)</sup> (5) (6) | 3.0 V           | 0.3   |     | 0.35 |     | 0.4  |     | 0.65 |     | μА   |
|                         | Low-power mode 4.5, including   | 2.2 V           | 0.2   |     | 0.2  |     | 0.25 |     | 0.35 |     | ^    |
| I <sub>LPM4.5,SVS</sub> | SVS <sup>(7)</sup>  | 3.0 V           | 0.2   |     | 0.2  | 0.4 | 0.25 |     | 0.35 | 0.7 | μА   |
|                         | Low-power mode 4.5,   | 2.2 V           | 0.02  |     | 0.02 |     | 0.03 |     | 0.14 |     | ^    |
| I <sub>LPM4.5</sub>     | excluding SVS <sup>(8)</sup>  | 3.0 V           | 0.02  |     | 0.02 |     | 0.03 |     | 0.13 | 0.5 | μА   |

- All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current.
- Not applicable for devices with HF crystal oscillator only.
- Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF load.
- Low-power mode 3.5, 1-pF crystal including SVS test conditions:
  - Current for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.
  - PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
- $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ Characterized with a Seiko SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are chosen to closely match the required 3.7-pF load.
- Low-power mode 3.5, 3.7-pF crystal excluding SVS test conditions:
  - Current for RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.
  - PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
- $f_{XT1} = 32768$  Hz,  $f_{ACLK} = f_{XT1}$ ,  $f_{MCLK} = f_{SMCLK} = 0$  MHz Low-power mode 4.5 including SVS test conditions:
- - Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.
  - PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
  - $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
- Low-power mode 4.5 excluding SVS test conditions:
  - Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.
  - PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
  - $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$



### 4.10 Typical Characteristics, Low-Power Mode Supply Currents



## 4.11 Typical Characteristics, Current Consumption per Module<sup>(1)</sup>

| MODULE  | TEST CONDITIONS                     | REFERENCE CLOCK    | MIN TYP | MAX | UNIT   |
|---------|-------------------------------------|--------------------|---------|-----|--------|
| Timer_A |                                     | Module input clock | 3       |     | μΑ/MHz |
| Timer_B |                                     | Module input clock | 5       |     | μΑ/MHz |
| eUSCI_A | UART mode                           | Module input clock | 5.5     |     | μΑ/MHz |
| eUSCI_A | SPI mode                            | Module input clock | 3.5     |     | μΑ/MHz |
| eUSCI_B | SPI mode                            | Module input clock | 3.5     |     | μΑ/MHz |
| eUSCI_B | I <sup>2</sup> C mode, 100 kbaud    | Module input clock | 3.5     |     | μA/MHz |
| RTC_C   |                                     | 32 kHz             | 100     |     | nA     |
| MPY     | Only from start to end of operation | MCLK               | 25      |     | μΑ/MHz |
| AES     | Only from start to end of operation | MCLK               | 21      |     | μΑ/MHz |
| CRC16   | Only from start to end of operation | MCLK               | 2.5     |     | μΑ/MHz |
| CRC32   | Only from start to end of operation | MCLK               | 2.5     |     | μΑ/MHz |

<sup>(1)</sup> LCD\_C: See Section 4.8. For other module currents not listed here, see the module-specific parameter sections.

# ISTRUMENTS

#### 4.12 Thermal Resistance Characteristics

|                        |  | MSP430FR5989-EP |      |
|------------------------|--|-----------------|------|
|                        | THERMAL METRIC <sup>(1)</sup>                                    | RGC (VQFN)      | UNIT |
|                        |  | 64 Pins         |      |
| $R_{\theta JA}$        | Junction-to-ambient thermal resistance, still air <sup>(2)</sup> | 29.2            | °C/W |
| $R_{\theta JC(top)}$   | Junction-to-case (top) thermal resistance <sup>(3)</sup>         | 13.9            | °C/W |
| $R_{\theta JB}$        | Junction-to-board thermal resistance <sup>(4)</sup>              | 8.1             | °C/W |
| $\Psi_{JT}$            | Junction-to-top thermal characterization parameter               | 8.0             | °C/W |
| $\Psi_{JB}$            | Junction-to-board thermal characterization parameter             | 0.2             | °C/W |
| R <sub>0</sub> JC(bot) | Junction-to-case (bottom) thermal resistance (5)                 | 1.0             | °C/W |

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
- The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### 4.13 Timing and Switching Characteristics

#### 4.13.1 Power Supply Sequencing

TI recommends powering the AVCC, DVCC, and ESIDVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC, DVCC, and ESIDVCC must not exceed the limits specified in Absolute Maximum Ratings. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

At power up, the device does not start executing code before the supply voltage reached V<sub>SVSH+</sub> if the supply rises monotonically to this level.

Table 4-1 lists the power ramp requirements.

Table 4-1. Brownout and Device Reset Power Ramp Requirements

|                        | PARAMETER                        | TEST CONDITIONS                    | MIN  | MAX  | UNIT |
|------------------------|----------------------------------|------------------------------------|------|------|------|
| V                      | Province to page 1 (1)(2)        | $  dDV_{CC}/d_t   < 3 V/s^{(3)}$   | 0.7  | 1.66 | \/   |
| V <sub>VCC_BOR</sub> - | Brownout power-down level (1)(2) | $  dDV_{CC}/d_t   > 300 V/s^{(3)}$ | 0    |      | V    |
| V <sub>VCC_BOR+</sub>  | Brownout power-up level (2)      | $  dDV_{CC}/d_t   < 3 V/s^{(4)}$   | 0.79 | 1.68 | V    |

- In case of a supply voltage brownout, the device supply voltages must ramp down to the specified brownout power-down level (V<sub>VCC BOR.</sub>) before the voltage is ramped up again to ensure a reliable device start-up and performance according to the data sheet including the correct operation of the on-chip SVS module.
- Fast supply voltage changes can trigger a BOR reset even within the recommended supply voltage range. To avoid unwanted BOR resets, the supply voltage must change by less than 0.05 V per microsecond (±0.05 V/µs). Following the data sheet recommendation for capacitor C<sub>DVCC</sub> should limit the slopes accordingly.
- The brownout levels are measured with a slowly changing supply. With faster slopes, the MIN level required to reset the device properly can decrease to 0 V. Use the graph in Figure 4-6 to estimate the V<sub>VCC BOR</sub>, level based on the down slope of the supply voltage. After removing  $V_{CC}$ , the down slope can be estimated based on the current consumption and the capacitance on DVCC: dV/dt = I/C where dV/dt = slope, I = current, C = capacitance.
- The brownout levels are measured with a slowly changing supply.




Figure 4-6. Brownout Power-Down Level vs Supply Voltage Down Slope

Table 4-2 lists the characteristics of the SVS.

#### Table 4-2. SVS

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                           | PARAMETER   | TEST CONDITIONS                            | MIN  | TYP  | MAX  | TINU     |
|---------------------------|---|--|------|------|------|----------|
| I <sub>SVSH,LPM</sub>     | SVS <sub>H</sub> current consumption, low-power modes |  |      | 170  | 300  | nΑ       |
| V <sub>SVSH</sub> -       | SVS <sub>H</sub> power-down level                     |  | 1.74 | 1.81 | 1.86 | <b>V</b> |
| V <sub>SVSH+</sub>        | SVS <sub>H</sub> power-up level                       |  | 1.76 | 1.88 | 1.99 | <b>V</b> |
| V <sub>SVSH_hys</sub>     | SVS <sub>H</sub> hysteresis                           |  | 40   |      | 120  | mV       |
| t <sub>PD,SVSH</sub> , AM | SVS <sub>H</sub> propagation delay, active mode       | $dV_{Vcc}/dt = -10 \text{ mV/}\mu\text{s}$ |      | 10   |      | μs       |

#### 4.13.2 Reset Timing

Table 4-3 lists the input requirements for the RST signal.

#### Table 4-3. Reset Input

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                    | PARAMETER                                | V <sub>cc</sub> | MIN MAX | UNIT |
|--------------------|--|-----------------|---------|------|
| t <sub>(RST)</sub> | External reset pulse duration on RST (1) | 2.2 V, 3.0 V    | 2       | μs   |

<sup>(1)</sup> Not applicable if the RST/NMI pin is configured as NMI.

#### 4.13.3 Clock Specifications

Table 4-4 lists the characteristics of the LFXT.

## Table 4-4. Low-Frequency Crystal Oscillator, LFXT<sup>(1)</sup>

|                        | PARAMETER  | TEST CONDITIONS  | V <sub>CC</sub> | MIN  | TYP    | MAX | UNIT |
|------------------------|--|--|-----------------|------|--------|-----|------|
|                        | Current consumption                                      | $\begin{aligned} &f_{OSC} = 32768 \text{ Hz}, \\ &\text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{0\}, \\ &T_{J} = 25^{\circ}\text{C}, \text{C}_{L,\text{eff}} = 3.7 \text{ pF, ESR} \approx 44 \text{ k}\Omega \end{aligned}$         | 3.0 V           |      | 180    |     |      |
| lvcc.lfxt              |  | $ \begin{aligned} &f_{OSC} = 32768 \text{ Hz}, \\ &\text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{1\}, \\ &T_J = 25^{\circ}\text{C}, \text{ $C_{L,eff}$} = 6 \text{ pF}, \text{ ESR} \approx 40 \text{ k}\Omega \end{aligned} $       | 3.0 V           |      | 185    |     | m A  |
|                        |  | $ \begin{cases} f_{OSC} = 32768 \text{ Hz}, \\ \text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{2\}, \\ \text{T}_J = 25^{\circ}\text{C}, \text{C}_{L,\text{eff}} = 9 \text{ pF}, \text{ESR} \approx 40 \text{ k}\Omega \end{cases} $    | 3.0 V           | 225  |        | nA  |      |
|                        |  | $ \begin{cases} f_{OSC} = 32768 \text{ Hz}, \\ \text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{3\}, \\ \text{T}_J = 25^{\circ}\text{C}, \text{C}_{L,\text{eff}} = 12.5 \text{ pF}, \text{ESR} \approx 40 \text{ k}\Omega \end{cases} $ | 3.0 V           |      | 330    |     |      |
| $f_{LFXT}$             | LFXT oscillator crystal frequency                        | LFXTBYPASS = 0   |                 |      | 32768  |     | Hz   |
| DC <sub>LFXT</sub>     | LFXT oscillator duty cycle                               | Measured at ACLK,<br>f <sub>LFXT</sub> = 32768 Hz  |                 | 30%  |        | 70% |      |
| f <sub>LFXT,SW</sub>   | LFXT oscillator logic-level square-wave input frequency  | LFXTBYPASS = 1 (2) (3)   |                 | 10.5 | 32.768 | 50  | kHz  |
| DC <sub>LFXT, SW</sub> | LFXT oscillator logic-level square-wave input duty cycle | LFXTBYPASS = 1   |                 | 30%  |        | 70% |      |

- (1) To improve EMI on the LFXT oscillator, observe the following guidelines.
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins LFXIN and LFXOUT.
  - Avoid running PCB traces underneath or adjacent to the LFXIN and LFXOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator LFXIN and LFXOUT pins.
  - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet. Duty cycle requirements are defined by DC<sub>LFXT, SW</sub>.
- Maximum frequency of operation of the entire device cannot be exceeded.

SLASEC9 - APRIL 2017

#### Table 4-4. Low-Frequency Crystal Oscillator, LFXT<sup>(1)</sup> (continued)

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                                    | PARAMETER  | TEST CONDITIONS  | V <sub>CC</sub> | MIN TY | P MAX | UNIT |
|------------------------------------|--|--|-----------------|--------|-------|------|
| 04                                 | Oscillation allowance for LF crystals (4)              |  |                 | 2      | 10    | - kΩ |
| OA <sub>LFXT</sub>                 |  | $ \begin{array}{l} \text{LFXTBYPASS} = 0,  \text{LFXTDRIVE} = \{3\}, \\ f_{\text{LFXT}} = 32768   \text{Hz},  C_{\text{L,eff}} = 12.5   \text{pF} \end{array} $                          |                 | 300    |       | K12  |
| C <sub>LFXIN</sub>                 | Integrated load capacitance at LFXIN terminal (5) (6)  |  |                 | 2      |       | pF   |
| C <sub>LFXOUT</sub>                | Integrated load capacitance at LFXOUT terminal (5) (6) |  |                 |        | 2     | pF   |
| t <sub>START,LFXT</sub> Start-up t | Start up time(7)                                       | $ \begin{aligned} f_{OSC} &= 32768 \text{ Hz}, \\ \text{LFXTBYPASS} &= 0, \text{LFXTDRIVE} = \{0\}, \\ T_J &= 25^{\circ}\text{C}, \text{ $C_{L,eff}$} = 3.7 \text{ pF} \end{aligned} $   | 3.0 V           | 80     | 00    | ms   |
|                                    | Start-up time**  | $\begin{split} f_{OSC} &= 32768 \text{ Hz}, \\ \text{LFXTBYPASS} &= 0, \text{LFXTDRIVE} = \{3\}, \\ T_{J} &= 25^{\circ}\text{C}, \text{ C}_{L,\text{eff}} = 12.5 \text{ pF} \end{split}$ | 3.0 V           | 100    | 1000  |      |
| f <sub>Fault,LFXT</sub>            | Oscillator fault frequency (8) (9)                     |  |                 | 0      | 3500  | Hz   |

- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
  - For LFXTDRIVE =  $\{0\}$ ,  $C_{L,eff} = 3.7 pF$ .

  - For LFXTDRIVE = {1},  $C_{L,eff} = 6 \text{ pF}$ For LFXTDRIVE = {2},  $6 \text{ pF} \le C_{L,eff} \le 9 \text{ pF}$
  - For LFXTDRIVE =  $\{3\}$ , 9 pF  $\leq$  C<sub>L,eff</sub>  $\leq$  12.5 pF
- (5) This represents all the parasitic capacitance present at the LFXIN and LFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance, C<sub>L.eff</sub> can be computed as C<sub>IN</sub> x C<sub>OUT</sub> / (C<sub>IN</sub> + C<sub>OUT</sub>), where C<sub>IN</sub> and C<sub>OUT</sub> are the total capacitance at the LFXIN and LFXOUT terminals, respectively.
- Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load capacitance of the selected crystal is met.
- Includes start-up counter of 1024 clock cycles.
- Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specification may set the flag. A static condition or stuck at fault condition sets the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.

Table 4-5 lists the characteristics of the HFXT.

### Table 4-5. High-Frequency Crystal Oscillator, HFXT<sup>(1)</sup>

|                        | PARAMETER  | TEST CONDITIONS  | V <sub>CC</sub> | MIN TYP | MAX | UNIT |  |  |
|------------------------|--|--|-----------------|---------|-----|------|--|--|
|                        | HFXT oscillator crystal<br>current HF mode at<br>typical ESR | $f_{OSC}$ = 4 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 0, HFFREQ = $1^{(2)}$<br>T <sub>J</sub> = 25°C, C <sub>L,eff</sub> = 18 pF, Typical ESR, C <sub>shunt</sub>  | 3.0 V           | 75      |     |      |  |  |
| I <sub>DVCC.HEXT</sub> |  | $f_{OSC}$ = 8 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 1, HFFREQ = 1,<br>$T_J$ = 25°C, $C_{L,eff}$ = 18 pF, Typical ESR, $C_{shunt}$  |                 | 120     |     | μА   |  |  |
| BVGG.III XI            |  | $ \begin{aligned} &f_{OSC} = 16 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 2, \text{HFFREQ} = 2, \\ &T_{J} = 25^{\circ}\text{C, C}_{L,\text{eff}} = 18 \text{ pF, Typical ESR, C}_{\text{shunt}} \end{aligned} $ |                 | 190     |     | ·    |  |  |
|                        |  | $f_{OSC}$ = 24 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 3, HFFREQ = 3,<br>$T_J$ = 25°C, $C_{L,eff}$ = 18 pF, Typical ESR, $C_{shunt}$   |                 | 250     |     |      |  |  |

- (1) To improve EMI on the HFXT oscillator, observe the following guidelines.
  - Keep the traces between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins HFXIN and HFXOUT.
  - Avoid running PCB traces underneath or adjacent to the HFXIN and HFXOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator HFXIN and HFXOUT pins.
  - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- HFFREQ = {0} is not supported for HFXT crystal mode of operation.



## Table 4-5. High-Frequency Crystal Oscillator, HFXT<sup>(1)</sup> (continued)

|                         | PARAMETER   | TEST CONDITIONS  | V <sub>CC</sub> | MIN   | TYP | MAX | UNIT |
|-------------------------|---|--|-----------------|-------|-----|-----|------|
|                         |   | HFXTBYPASS = 0, HFFREQ = 1 <sup>(2)(3)</sup>   |                 | 4     |     | 8   |      |
| f <sub>HFXT</sub>       | HFXT oscillator crystal frequency, crystal mode                             | HFXTBYPASS = 0, HFFREQ = 2 <sup>(3)</sup>  |                 | 8.01  |     | 16  | MHz  |
|                         | ricquericy, crystal mode  | HFXTBYPASS = 0, HFFREQ = 3 <sup>(3)</sup>  |                 | 16.01 |     | 24  |      |
| DC <sub>HFXT</sub>      | HFXT oscillator duty cycle  | Measured at SMCLK, f <sub>HFXT</sub> = 16 MHz  |                 | 40%   | 50% | 60% |      |
|                         | HFXT oscillator logic-<br>level square-wave input<br>frequency, bypass mode | HFXTBYPASS = 1, HFFREQ = $0^{(4)(3)}$  |                 | 0.9   |     | 4   | MHz  |
| £                       |   | HFXTBYPASS = 1, HFFREQ = 1 (4)(3)  |                 | 4.01  |     | 8   |      |
| f <sub>HFXT,SW</sub>    |   | HFXTBYPASS = 1, HFFREQ = 2 <sup>(4)(3)</sup>   |                 | 8.01  |     | 16  |      |
|                         |   | HFXTBYPASS = 1, HFFREQ = 3 <sup>(4)(3)</sup>   |                 | 16.01 |     | 24  |      |
| DC <sub>HFXT, SW</sub>  | HFXT oscillator logic-<br>level square-wave input<br>duty cycle             | HFXTBYPASS = 1   |                 | 40%   |     | 60% |      |
|                         | (5)   | $ \begin{aligned} &f_{OSC} = 4 \text{ MHz}, \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 0, \text{HFFREQ} = 1, \\ &T_J = 25^{\circ}\text{C}, \text{ C}_{L,\text{eff}} = 16 \text{ pF} \end{aligned} $ | 3.0 V           |       | 1.6 |     | ms   |
| t <sub>START,HFXT</sub> | Start-up time <sup>(5)</sup>  | $ \begin{array}{l} f_{OSC} = 24 \text{ MHz }, \\ \text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 3, \text{HFFREQ} = 3, \\ T_J = 25^{\circ}\text{C}, \text{ $C_{L,eff}$} = 16 \text{ pF} \end{array} $        | 3.0 V           |       | 0.6 |     |      |
| C <sub>HFXIN</sub>      | Integrated load capacitance at HFXIN terminal <sup>(6)</sup> (7)            |  |                 |       | 2   |     | pF   |
| C <sub>HFXOUT</sub>     | Integrated load capacitance at HFXOUT terminal <sup>(6)</sup> (7)           |  |                 |       | 2   |     | pF   |
| f <sub>Fault,HFXT</sub> | Oscillator fault frequency <sup>(8)</sup> (9)                               |  |                 | 0     |     | 800 | kHz  |

- Maximum frequency of operation of the entire device cannot be exceeded.
- (4)When HFXTBYPASS is set, HFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet. Duty cycle requirements are defined by DC<sub>HEXT, SW</sub>.
- Includes start-up counter of 1024 clock cycles.
- This represents all the parasitic capacitance present at the HFXIN and HFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance,  $C_{L,eff}$  can be computed as  $C_{IN} \times C_{OUT} / (C_{IN} + C_{OUT})$ , where  $C_{IN}$  and  $C_{OUT}$  is the total capacitance at the HFXIN and HFXOUT terminals, respectively.
- Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 14 pF, 16 pF, and 18 pF. Maximum shunt capacitance of 7 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load capacitance of the selected crystal is met.
- Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX might set the flag. A static condition or stuck at fault condition set the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.



Table 4-6 lists the characteristics of the DCO.

Table 4-6. DCO

|                             | PARAMETER                            | TEST CONDITIONS  | V <sub>CC</sub> | MIN TYP | MAX                  | UNIT |
|-----------------------------|--------------------------------------|--|-----------------|---------|----------------------|------|
| f <sub>DCO1</sub>           | DCO frequency range 1 MHz, trimmed   | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 0,<br>DCORSEL = 1, DCOFSEL = 0   |                 | 1       | ±3.5%                | MHz  |
| f <sub>DCO2.7</sub>         | DCO frequency range 2.7 MHz, trimmed | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 1   |                 | 2.667   | ±3.5%                | MHz  |
| f <sub>DCO3.5</sub>         | DCO frequency range 3.5 MHz, trimmed | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 2   |                 | 3.5     | ±3.5%                | MHz  |
| f <sub>DCO4</sub>           | DCO frequency range 4 MHz, trimmed   | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 3   |                 | 4       | ±3.5%                | MHz  |
| f <sub>DCO5.3</sub>         | DCO frequency range 5.3 MHz, trimmed | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 4,<br>DCORSEL = 1, DCOFSEL = 1   |                 | 5.333   | ±3.5%                | MHz  |
| f <sub>DCO7</sub>           | DCO frequency range 7 MHz, trimmed   | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 5,<br>DCORSEL = 1, DCOFSEL = 2   |                 | 7       | ±3.5%                | MHz  |
| f <sub>DCO8</sub>           | DCO frequency range 8 MHz, trimmed   | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 6,<br>DCORSEL = 1, DCOFSEL = 3   |                 | 8       | ±3.5%                | MHz  |
| f <sub>DCO16</sub>          | DCO frequency range 16 MHz, trimmed  | Measured at SMCLK, divide by 1, DCORSEL = 1, DCOFSEL = 4   |                 | 16      | ±3.5% <sup>(1)</sup> | MHz  |
| f <sub>DCO21</sub>          | DCO frequency range 21 MHz, trimmed  | Measured at SMCLK, divide by 2, DCORSEL = 1, DCOFSEL = 5   |                 | 21      | ±3.5% <sup>(1)</sup> | MHz  |
| f <sub>DCO24</sub>          | DCO frequency range 24 MHz, trimmed  | Measured at SMCLK, divide by 2, DCORSEL = 1, DCOFSEL = 6   |                 | 24      | ±3.5% <sup>(1)</sup> | MHz  |
| $f_{DCO,DC}$                | Duty cycle                           | Measured at SMCLK, divide by 1, no external divide, all DCORSEL/DCOFSEL settings except DCORSEL = 1, DCOFSEL = 5 and DCORSEL = 1, DCOFSEL = 6                              |                 | 48% 50% | 52%                  |      |
| t <sub>DCO,</sub><br>JITTER | DCO jitter                           | Based on f <sub>signal</sub> = 10 kHz and DCO used for 12-bit SAR ADC sampling source. This achieves >74 dB SNR due to jitter (that is, it is limited by ADC performance). |                 | 2       | 3                    | ns   |
| $df_{DCO}/dT$               | DCO temperature drift <sup>(2)</sup> |  | 3.0 V           | 0.01    |                      | %/°C |

After a wakeup from LPM1, LPM2, LPM3, or LPM4, the DCO frequency  $f_{DCO}$  might exceed the specified frequency range for a few clock cycles by up to 5% before settling into the specified steady-state frequency range. Calculated using the box method: (MAX(-55°C to 95°C) - MIN(-55°C to 95°C)) / MIN(-55°C to 95°C) / (95°C - (-55°C))

Table 4-7 lists the characteristics of the VLO.

#### Table 4-7. Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                                     | PARAMETER                          | TEST CONDITIONS                 | V <sub>cc</sub> | MIN | TYP | MAX | UNIT |
|-------------------------------------|------------------------------------|---------------------------------|-----------------|-----|-----|-----|------|
| $I_{VLO}$                           | Current consumption                |                                 |                 |     | 100 |     | nA   |
| $f_{VLO}$                           | VLO frequency                      | Measured at ACLK                |                 | 5   | 9.9 | 15  | kHz  |
| $df_{VLO}/d_{T}$                    | VLO frequency temperature drift    | Measured at ACLK <sup>(1)</sup> |                 |     | 0.2 |     | %/°C |
| df <sub>VLO</sub> /dV <sub>CC</sub> | VLO frequency supply voltage drift | Measured at ACLK <sup>(2)</sup> |                 |     | 0.7 |     | %/V  |
| $f_{VLO,DC}$                        | Duty cycle                         | Measured at ACLK                |                 | 40% | 50% | 60% |      |

Calculated using the box method: (MAX( $-55^{\circ}$ C to  $95^{\circ}$ C) – MIN( $-55^{\circ}$ C to  $95^{\circ}$ C)) / MIN( $-55^{\circ}$ C to  $95^{\circ}$ C) / ( $95^{\circ}$ C – ( $-55^{\circ}$ C)) Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)

Table 4-8 lists the characteristics of the MODOSC.

#### **Table 4-8. Module Oscillator (MODOSC)**

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                                       | PARAMETER  | TEST CONDITIONS                | MIN | TYP  | MAX | UNIT |
|---------------------------------------|--|--------------------------------|-----|------|-----|------|
| I <sub>MODOSC</sub>                   | Current consumption                                  | Enabled                        |     | 25   |     | μΑ   |
| f <sub>MODOSC</sub>                   | MODOSC frequency                                     |                                | 4.0 | 4.8  | 5.4 | MHz  |
| f <sub>MODOSC</sub> /dT               | MODOSC frequency temperature drift <sup>(1)</sup>    |                                |     | 0.08 |     | %/°C |
| f <sub>MODOSC</sub> /dV <sub>CC</sub> | MODOSC frequency supply voltage drift <sup>(2)</sup> |                                |     | 1.4  |     | %/V  |
| DC <sub>MODOSC</sub>                  | Duty cycle   | Measured at SMCLK, divide by 1 | 40% | 50%  | 60% |      |

Calculated using the box method: (MAX(-55°C to 95°C) - MIN(-55°C to 95°C)) / MIN(-55°C to 95°C) / (95°C - (-55°C))

28

Calculated using the box method: (MAX(1.8 V to 3.6 V) - MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V - 1.8 V)

SLASEC9 - APRIL 2017

#### 4.13.4 Wake-up Characteristics

Table 4-9 lists the wake-up times.

#### Table 4-9. Wake-up Times From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                             | PARAMETER  | TEST<br>CONDITIONS | V <sub>cc</sub> | MIN | TYP | MAX                             | UNIT |
|-----------------------------|--|--------------------|-----------------|-----|-----|---------------------------------|------|
| t <sub>WAKE-UP</sub> FRAM   | (Additional) wake-up time to activate the FRAM in AM if previously disabled by the FRAM controller or from an LPM if immediate activation is selected for wakeup |                    |                 |     | 6   | 10                              | μS   |
| twake-up LPM0               | Wake-up time from LPM0 to active mode <sup>(1)</sup>   |                    | 2.2 V, 3.0 V    |     |     | 400 +<br>1.5 / f <sub>DCO</sub> | ns   |
| t <sub>WAKE-UP</sub> LPM1   | Wake-up time from LPM1 to active mode <sup>(1)</sup>   |                    | 2.2 V, 3.0 V    |     | 6   |                                 | μS   |
| t <sub>WAKE-UP LPM2</sub>   | Wake-up time from LPM2 to active mode <sup>(1)</sup>   |                    | 2.2 V, 3.0 V    |     | 6   |                                 | μS   |
| t <sub>WAKE-UP LPM3</sub>   | Wake-up time from LPM3 to active mode <sup>(1)</sup>   |                    | 2.2 V, 3.0 V    |     | 7   | 10                              | μS   |
| t <sub>WAKE-UP LPM4</sub>   | Wake-up time from LPM4 to active mode <sup>(1)</sup>   |                    | 2.2 V, 3.0 V    |     | 7   | 10                              | μS   |
| t <sub>WAKE-UP</sub> LPM3.5 | Wake-up time from LPM3.5 to active mode (2)  |                    | 2.2 V, 3.0 V    |     | 250 | 375                             | μS   |
|                             | Wake-up time from LPM4.5 to active mode <sup>(2)</sup>   | SVSHE = 1          | 2.2 V, 3.0 V    |     | 250 | 375                             | μS   |
| t <sub>WAKE-UP</sub> LPM4.5 | wake-up time from LPM4.5 to active mode —  | SVSHE = 0          | 2.2 V, 3.0 V    |     | 1   | 1.5                             | ms   |
| t <sub>WAKE-UP-RST</sub>    | Wake-up time from a $\overline{\text{RST}}$ pin triggered reset to active $\text{mode}^{(2)}$  |                    | 2.2 V, 3.0 V    |     | 318 | 400                             | μS   |
| t <sub>WAKE-UP-BOR</sub>    | Wake-up time from power-up to active mode (2)  |                    | 2.2 V, 3.0 V    |     | 1   | 1.5                             | ms   |

<sup>(1)</sup> The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge. MCLK is sourced by the DCO and the MCLK divider is set to divide-by-1 (DIVMx = 000b,  $f_{MCLK} = f_{DCO}$ ). This time includes the activation of the FRAM during wakeup.

Table 4-10 lists the typical charge consumed during wakeup from various low-power modes.

#### Table 4-10. Typical Wake-up Charge<sup>(1)</sup>

also see Figure 4-7 and Figure 4-8

|                             | PARAMETER  | TEST CONDITIONS | MIN TYP MAX | UNIT  |
|-----------------------------|--|-----------------|-------------|-------|
| Q <sub>WAKE-UP</sub> FRAM   | Charge used for activating the FRAM in AM or during wake-up from LPM0 if previously disabled by the FRAM controller. |                 | 15.1        | nAs   |
| Q <sub>WAKE-UP</sub> LPM0   | Charge used for wake-up from LPM0 to active mode (with FRAM active)  |                 | 4.4         | nAs   |
| Q <sub>WAKE-UP</sub> LPM1   | Charge used for wake-up from LPM1 to active mode (with FRAM active)  |                 | 15.1        | nAs   |
| Q <sub>WAKE-UP</sub> LPM2   | Charge used for wake-up from LPM2 to active mode (with FRAM active)  |                 | 15.3        | nAs   |
| Q <sub>WAKE-UP</sub> LPM3   | Charge used for wake-up from LPM3 to active mode (with FRAM active)  |                 | 16.5        | nAs   |
| Q <sub>WAKE-UP</sub> LPM4   | Charge used for wake-up from LPM4 to active mode (with FRAM active)  |                 | 16.5        | nAs   |
| Q <sub>WAKE-UP LPM3.5</sub> | Charge used for wake-up from LPM3.5 to active mode (2)   |                 | 76          | nAs   |
|                             | Charge wood for water was 1 DNA 5 to get in grounds (2)  | SVSHE = 1       | 77          | - ^ - |
| Q <sub>WAKE-UP</sub> LPM4.5 | Charge used for wake-up from LPM4.5 to active mode (2)   | SVSHE = 0       | 77.5        | nAs   |
| Q <sub>WAKE-UP-RESET</sub>  | Charge used for reset from $\overline{RST}$ or BOR event to active mode (2)  |                 | 75          | nAs   |


Charge used during the wake-up time from a given low-power mode to active mode. This does not include the energy required in active mode (for example, for an interrupt service routine).

The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.

Charge required until start of user code. This does not include the energy required to reconfigure the device.


# NSTRUMENTS

#### 4.13.4.1 Typical Characteristics, Average LPM Currents vs Wake-up Frequency



NOTE: The average wake-up current does not include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

Figure 4-7. Average LPM Currents vs Wake-up Frequency at 25°C



NOTE: The average wake-up current does not include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

Figure 4-8. Average LPM Currents vs Wake-up Frequency at 95°C

#### 4.13.5 Peripherals

#### 4.13.5.1 Digital I/Os

Table 4-11 lists the characteristics of the digital inputs.

SLASEC9 - APRIL 2017

#### Table 4-11. Digital Inputs

|                                | PARAMETER   | TEST CONDITIONS  | V <sub>CC</sub> | MIN  | TYP | MAX  | UNIT     |
|--------------------------------|---|--|-----------------|------|-----|------|----------|
| V                              | Desitive going input threshold voltage  |  | 2.2 V           | 1.2  |     | 1.65 | <b>V</b> |
| V <sub>IT+</sub>               | Positive-going input threshold voltage  |  | 3.0 V           | 1.65 |     | 2.25 | V        |
| V                              | Negative going input threshold voltage  |  | 2.2 V           | 0.55 |     | 1.00 | V        |
| V <sub>IT</sub>                | Negative-going input threshold voltage  |  | 3.0 V           | 0.75 |     | 1.35 | V        |
| V                              | Input voltage bystoregic (V V V   |  | 2.2 V           | 0.44 |     | 0.98 | V        |
| V <sub>hys</sub> Input voltage | Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )                       |  | 3.0 V           | 0.60 |     | 1.30 | V        |
| R <sub>Pull</sub>              | Pullup or pulldown resistor   | For pullup: $V_{IN} = V_{SS}$<br>For pulldown: $V_{IN} = V_{CC}$ |                 | 20   | 35  | 50   | kΩ       |
| $C_{I,dig}$                    | Input capacitance, digital only port pins   | $V_{IN} = V_{SS}$ or $V_{CC}$                                    |                 |      | 3   |      | pF       |
| C <sub>I,ana</sub>             | Input capacitance, port pins with shared analog functions $^{(1)}$                    | $V_{IN} = V_{SS}$ or $V_{CC}$                                    |                 |      | 5   |      | pF       |
| $I_{lkg(Px.y)}$                | High-impedance input leakage current  | See (2) (3)  | 2.2 V,<br>3.0 V | -20  |     | +20  | nA       |
| t <sub>(int)</sub>             | External interrupt timing (external trigger pulse duration to set interrupt flag) (4) | Ports with interrupt capability (see and Section 3.2)            | 2.2 V,<br>3.0 V | 20   |     |      | ns       |
| t <sub>(RST)</sub>             | External reset pulse duration on RST (5)  |  | 2.2 V,<br>3.0 V | 2    |     |      | μs       |

If the port pins PJ.4/LFXIN and PJ.5/LFXOUT are used as digital I/Os, they are connected by a 4-pF capacitor and a 35-MΩ resistor in (1) series. At frequencies of approximately 1 kHz and lower, the 4-pF capacitor can add to the pin capacitance of PJ.4/LFXIN and/or PJ.5/LFXOUT.

<sup>(2)</sup> The input leakage current is measured with VSS or VCC applied to the corresponding pins, unless otherwise noted.

The input leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

An external signal sets the interrupt flag every time the minimum interrupt pulse duration  $t_{(int)}$  is met. It may be set by trigger signals shorter than  $t_{\text{(int)}}$ . Not applicable if  $\overline{\text{RST}}/\text{NMI}$  pin configured as NMI.



Table 4-12 lists the characteristics of the digital outputs.

#### **Table 4-12. Digital Outputs**

|                       | PARAMETER                                      | TEST CONDITIONS                                    | V <sub>CC</sub> | MIN                    | TYP | MAX                    | UNIT   |
|-----------------------|--|--|-----------------|------------------------|-----|------------------------|--------|
|                       |  | $I_{(OHmax)} = -1 \text{ mA}^{(1)}$                | 2.2 V           | V <sub>CC</sub> – 0.25 |     | $V_{CC}$               |        |
| V                     | High lovel output voltage                      | $I_{(OHmax)} = -3 \text{ mA}^{(2)}$                | 2.2 V           | V <sub>CC</sub> - 0.60 |     | $V_{CC}$               | V      |
| V <sub>OH</sub>       | High-level output voltage                      | $I_{(OHmax)} = -2 \text{ mA}^{(1)}$                | 3.0 V           | V <sub>CC</sub> - 0.25 |     | $V_{CC}$               | V      |
|                       |  | $I_{(OHmax)} = -6 \text{ mA}^{(2)}$                | 0.0 1           | V <sub>CC</sub> - 0.60 |     | $V_{CC}$               |        |
|                       |  | $I_{(OLmax)} = 1 \text{ mA}^{(1)}$                 | 2.2 V           | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.25 |        |
| V                     | Low-level output voltage                       | $I_{(OLmax)} = 3 \text{ mA}^{(2)}$                 | Z.Z V           | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.60 | V      |
| V <sub>OL</sub>       |  | $I_{(OLmax)} = 2 \text{ mA}^{(1)}$                 | 3.0 V           | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.25 | V      |
|                       |  | $I_{(OLmax)} = 6 \text{ mA}^{(2)}$                 | 3.0 V           | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.60 |        |
| f_                    | Port output frequency (with load) (3)          | $C_1 = 20 \text{ pF}, R_1 (4) (5)$                 | 2.2 V           | 16                     |     |                        | MHz    |
| f <sub>Px.y</sub>     | For output frequency (with load)               | C <sub>L</sub> = 20 μr, κ <sub>L</sub> ( / ( )     | 3.0 V           | 16                     |     |                        | IVITIZ |
|                       | (2)  | ACLK, MCLK, or SMCLK at                            | 2.2 V           | 16                     |     |                        |        |
| f <sub>Port_CLK</sub> | Clock output frequency (3)                     | configured output port $C_L = 20 \text{ pF}^{(5)}$ | 3.0 V           | 16                     |     |                        | MHz    |
| t                     | Port output rise time, digital only port pins  | $C_1 = 20 \text{ pF}$                              | 2.2 V           |                        | 4   | 15                     | ns     |
| t <sub>rise,dig</sub> | i ort output rise time, digital only port pins | ΟL = 20 βι   | 3.0 V           |                        | 3   | 15                     | 113    |
| t                     | Port output fall time, digital only port pins  | C <sub>L</sub> = 20 pF                             | 2.2 V           |                        | 4   | 15                     | ns     |
| t <sub>fall,dig</sub> | Tort output fair time, digital only port pins  | ΟL = 20 βι   | 3.0 V           |                        | 3   | 15                     | 115    |
| +.                    | Port output rise time, port pins with shared   | C. = 20 pE   | 2.2 V           |                        | 6   | 15                     | ne     |
| t <sub>rise,ana</sub> | analog functions                               | $C_L = 20 \text{ pF}$                              | 3.0 V           |                        | 4   | 15                     | ns     |
|                       | Port output fall time, port pins with shared   | C 20 7 F   | 2.2 V           |                        | 6   | 15                     | 200    |
| t <sub>fall,ana</sub> | analog functions                               | $C_L = 20 pF$                                      | 3.0 V           |                        | 4   | 15                     | ns     |

<sup>(1)</sup> The maximum total current, I<sub>(OHmax)</sub>, and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop

The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

The port can output frequencies at least up to the specified limit - it might support higher frequencies.

A resistive divider with  $2 \times R1$  and  $R1 = 1.6 \text{ k}\Omega$  between  $V_{CC}$  and  $V_{SS}$  is used as load. The output is connected to the center tap of the divider.  $C_L = 20 \text{ pF}$  is connected from the output to  $V_{SS}$ .

The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.

www.ti.com SLASEC9 – APRIL 2017

#### 4.13.5.1.1 Typical Characteristics, Digital Outputs at 3.0 V and 2.2 V




Figure 4-11. Typical High-Level Output Current vs High-Level Output Voltage

Figure 4-12. Typical High-Level Output Current vs High-Level Output Voltage

www.ti.com SLASEC9 - APRIL 2017

Table 4-13 lists the frequencies of the pin oscillator.


#### Table 4-13. Pin-Oscillator Frequency, Ports Px

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted) (see Section 4.13.5.1.2)

|                    | PARAMETER                | TEST CONDITIONS           | V <sub>cc</sub> | MIN TYP | MAX | UNIT |
|--------------------|--------------------------|---------------------------|-----------------|---------|-----|------|
| fo <sub>Px.y</sub> | Din appillator fraguency | $Px.y, C_L = 10 pF^{(1)}$ | 3.0 V           | 1200    |     | kHz  |
|                    | Pin-oscillator frequency | $Px.y, C_L = 20 pF^{(1)}$ | 3.0 V           | 650     |     | kHz  |

<sup>(1)</sup> C<sub>L</sub> is the external load capacitance connected from the output to V<sub>SS</sub> and includes all parasitic effects such as PCB traces.

#### 4.13.5.1.2 Typical Characteristics, Pin-Oscillator Frequency






Figure 4-14. Typical Oscillation Frequency vs Load Capacitance



www.ti.com SLASEC9 – APRIL 2017

#### 4.13.5.2 Timer\_A and Timer\_B

Table 4-14 lists the characteristics of the Timer\_A.

#### Table 4-14. Timer\_A

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                     | PARAMETER                     | TEST CONDITIONS   | V <sub>cc</sub> | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------|---|-----------------|-----|-----|-----|------|
| $f_{TA}$            | Timer_A input clock frequency | Internal: SMCLK or ACLK,<br>External: TACLK,<br>Duty cycle = 50% ±10% | 2.2 V,<br>3.0 V |     |     | 16  | MHz  |
| t <sub>TA,cap</sub> | Timer_A capture timing        | All capture inputs, minimum pulse duration required for capture       | 2.2 V,<br>3.0 V | 20  |     |     | ns   |

Table 4-15 lists the characteristics of the Timer\_B.

#### Table 4-15. Timer B

|                     | PARAMETER                     | TEST CONDITIONS   | V <sub>cc</sub> | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------|---|-----------------|-----|-----|-----|------|
| $f_{TB}$            | Timer_B input clock frequency | Internal: SMCLK or ACLK,<br>External: TBCLK,<br>Duty cycle = 50% ±10% | 2.2 V,<br>3.0 V |     |     | 16  | MHz  |
| t <sub>TB,cap</sub> | Timer_B capture timing        | All capture inputs, minimum pulse duration required for capture       | 2.2 V,<br>3.0 V | 20  |     |     | ns   |

# ISTRUMENTS

#### 4.13.5.3 eUSCI

Table 4-16 lists the supported clock frequencies of the eUSCI in UART mode.

#### Table 4-16. eUSCI (UART Mode) Clock Frequency

|                     | PARAMETER  | TEST CONDITIONS  | MIN | MAX | UNIT |
|---------------------|--|--|-----|-----|------|
| f <sub>eUSCI</sub>  | eUSCI input clock frequency                        | Internal: SMCLK or ACLK,<br>External: UCLK,<br>Duty cycle = 50% ±10% |     | 16  | MHz  |
| f <sub>BITCLK</sub> | BITCLK clock frequency (equals baud rate in MBaud) |  |     | 4   | MHz  |

Table 4-17 lists the characteristics of the eUSCI in UART mode.

#### Table 4-17. eUSCI (UART Mode)

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                | PARAMETER                                 | TEST CONDITIONS | V <sub>cc</sub> | MIN | TYP MAX | UNIT |
|----------------|---|-----------------|-----------------|-----|---------|------|
| t <sub>t</sub> | UART receive deglitch time <sup>(1)</sup> | UCGLITx = 0     | 2.2 V, 3.0 V    | 5   | 30      | ns   |
|                |   | UCGLITx = 1     |                 | 20  | 90      |      |
|                |   | UCGLITx = 2     |                 | 35  | 160     |      |
|                |   | UCGLITx = 3     |                 | 50  | 220     |      |

Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch time can limit the max. useable baud rate. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

Table 4-18 lists the supported clock frequencies of the eUSCI in SPI master mode.

#### Table 4-18. eUSCI (SPI Master Mode) Clock Frequency

|                    | PARAMETER                   | TEST CONDITIONS                                | MIN | MAX | UNIT |
|--------------------|-----------------------------|--|-----|-----|------|
| f <sub>eUSCI</sub> | eUSCI input clock frequency | Internal: SMCLK or ACLK, Duty cycle = 50% ±10% |     | 16  | MHz  |



Table 4-19 lists the characteristics of the eUSCI in SPI master mode.

### Table 4-19. eUSCI (SPI Master Mode)

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted) (1)

|                       | PARAMETER   | TEST CONDITIONS                   | V <sub>CC</sub> | MIN | TYP | MAX | UNIT          |
|-----------------------|---|-----------------------------------|-----------------|-----|-----|-----|---------------|
| t <sub>STE,LEAD</sub> | STE lead time, STE active to clock                    | UCSTEM = 1,<br>UCMODEx = 01 or 10 |                 | 1   |     |     | UCxCLK cycles |
| t <sub>STE,LAG</sub>  | STE lag time, last clock to STE inactive              | UCSTEM = 1,<br>UCMODEx = 01 or 10 |                 | 1   |     |     | UCxCLK cycles |
| t <sub>STE,ACC</sub>  | STE access time, STE active to SIMO data out          | UCSTEM = 0,<br>UCMODEx = 01 or 10 | 2.2 V, 3.0 V    |     |     | 60  | ns            |
| t <sub>STE,DIS</sub>  | STE disable time, STE inactive to SOMI high impedance | UCSTEM = 0,<br>UCMODEx = 01 or 10 | 2.2 V, 3.0 V    |     |     | 80  | ns            |
|                       | COMI input data actus tima                            |                                   | 2.2 V           | 40  |     |     | ns            |
| t <sub>SU,MI</sub>    | SOMI input data setup time                            |                                   | 3.0 V           | 40  |     |     |               |
|                       | COMI input data hald time                             |                                   | 2.2 V           | 0   |     |     |               |
| t <sub>HD,MI</sub>    | SOMI input data hold time                             |                                   | 3.0 V           | 0   |     |     | ns            |
|                       | CIMO system to detay well of these (2)                | UCLK edge to SIMO valid,          | 2.2 V           |     |     | 10  |               |
| t <sub>VALID,MO</sub> | SIMO output data valid time (2)                       | C <sub>L</sub> = 20 pF            | 3.0 V           |     |     | 10  | ns            |
|                       | SIMO output data hold time <sup>(3)</sup>             | C <sub>L</sub> = 20 pF            | 2.2 V           |     | 0   |     |               |
| t <sub>HD,MO</sub>    |   |                                   | 3.0 V           |     | 0   |     | ns            |

 <sup>(1)</sup> f<sub>UCxCLK</sub> = 1/2t<sub>LO/HI</sub> with tL<sub>O/HI</sub> = max(t<sub>VALID,MO(eUSCI)</sub> + t<sub>SU,SI(Slave)</sub>, t<sub>SU,MI(eUSCI)</sub> + t<sub>VALID,SO(Slave)</sub>).
 For the slave parameters t<sub>SU,SI(Slave)</sub> and t<sub>VALID,SO(Slave)</sub>, see the SPI parameters of the attached slave.

 (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams

in Figure 4-15 and Figure 4-16.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 4-15 and Figure 4-16.




Figure 4-15. SPI Master Mode, CKPH = 0




Figure 4-16. SPI Master Mode, CKPH = 1

Table 4-20 lists the characteristics of the eUSCI in SPI slave mode.

### Table 4-20. eUSCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)(1)

|                        | PARAMETER                                    | TEST CONDITIONS          | V <sub>CC</sub> | MIN | MAX | UNIT |
|------------------------|--|--------------------------|-----------------|-----|-----|------|
|                        | CTF load time. CTF active to clock           |                          | 2.2 V           | 45  |     |      |
| t <sub>STE,LEAD</sub>  | STE lead time, STE active to clock           |                          | 3.0 V           | 40  |     | ns   |
|                        | CTC log time. Lost clock to CTC inactive     |                          | 2.2 V           | 2   |     |      |
| t <sub>STE,LAG</sub>   | STE lag time, Last clock to STE inactive     |                          | 3.0 V           | 3   |     | ns   |
|                        | CTF access time CTF active to COMI data aut  |                          | 2.2 V           |     | 45  |      |
| t <sub>STE,ACC</sub>   | STE access time, STE active to SOMI data out |                          | 3.0 V           |     | 40  | ns   |
|                        | STE disable time, STE inactive to SOMI high  |                          | 2.2 V           |     | 50  |      |
| t <sub>STE,DIS</sub>   | impedance                                    |                          | 3.0 V           |     | 45  | ns   |
|                        | CIMO input data actual time                  |                          | 2.2 V           | 4   |     | ns   |
| t <sub>SU,SI</sub>     | SIMO input data setup time                   |                          | 3.0 V           | 4   |     |      |
|                        | OIMO Secret data hadd Sec                    |                          | 2.2 V           | 7   |     |      |
| t <sub>HD,SI</sub>     | SIMO input data hold time                    |                          | 3.0 V           | 7   |     | ns   |
|                        | 2014   | UCLK edge to SOMI valid, | 2.2 V           |     | 35  |      |
| t <sub>VALID,</sub> SO | SOMI output data valid time <sup>(2)</sup>   | C <sub>L</sub> = 20 pF   | 3.0 V           |     | 35  | ns   |
|                        | COMI autout data hald time (3)               | 0 00 5                   | 2.2 V           | 0   |     |      |
| t <sub>HD,SO</sub>     | SOMI output data hold time <sup>(3)</sup>    | $C_L = 20 \text{ pF}$    | 3.0 V           | 0   |     | ns   |

 $f_{UCxCLK} = 1/2 t_{LO/HI} \text{ with } tL_{O/HI} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)}).$  For the master parameters  $t_{SU,MI(Master)}$  and  $t_{VALID,MO(Master)}$ , see the SPI parameters of the attached master. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams (1)

in Figure 4-17 and Figure 4-18.

<sup>(3)</sup> Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 4-17 and Figure 4-18.




Figure 4-17. SPI Slave Mode, CKPH = 0




Figure 4-18. SPI Slave Mode, CKPH = 1

Table 4-21 lists the characteristics of the eUSCI in I<sup>2</sup>C mode.

# Table 4-21. eUSCI (I<sup>2</sup>C Mode)

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted) (see Figure 4-19)

|                      | PARAMETER  | TEST CONDITIONS  | V <sub>CC</sub> | MIN  | TYP | MAX  | UNIT |  |
|----------------------|--|--|-----------------|------|-----|------|------|--|
| f <sub>eUSCI</sub>   | eUSCI input clock frequency  | Internal: SMCLK or ACLK,<br>External: UCLK,<br>Duty cycle = 50% ±10% |                 |      |     | 16   | MHz  |  |
| f <sub>SCL</sub>     | SCL clock frequency  |  | 2.2 V, 3.0 V    | 0    |     | 400  | kHz  |  |
| +                    | Hold time (reported) START   | f <sub>SCL</sub> = 100 kHz   | 221/201/        | 4.0  |     |      | 0    |  |
| t <sub>HD,STA</sub>  | Hold time (repeated) START   | f <sub>SCL</sub> > 100 kHz   | 2.2 V, 3.0 V    | 0.6  |     |      | μs   |  |
| 4                    | Catua time for a repeated CTART  | f <sub>SCL</sub> = 100 kHz   | 221/201/        | 4.7  |     |      |      |  |
| t <sub>SU,STA</sub>  | Setup time for a repeated START  | f <sub>SCL</sub> > 100 kHz   | 2.2 V, 3.0 V    | 0.6  |     |      | μs   |  |
| t <sub>HD,DAT</sub>  | Data hold time   |  | 2.2 V, 3.0 V    | 0    |     |      | ns   |  |
| t <sub>SU,DAT</sub>  | Data setup time  |  | 2.2 V, 3.0 V    | 100  |     |      | ns   |  |
|                      | Setup time for STOP $ \frac{f_{SCL} = 100 \text{ kHz}}{f_{SCL} > 100 \text{ kHz}} $ 2.2 V, 3.0 | f <sub>SCL</sub> = 100 kHz   | 221/201/        | 4.0  |     |      | 116  |  |
| t <sub>SU,STO</sub>  |  | 2.2 V, 3.0 V   | 0.6             |      |     | μs   |      |  |
| 4                    | Bus free time between STOP and START   | f <sub>SCL</sub> = 100 kHz   |                 | 4.7  |     |      |      |  |
| t <sub>BUF</sub>     | conditions   | f <sub>SCL</sub> > 100 kHz   |                 | 1.3  |     |      | μs   |  |
|                      |  | UCGLITx = 0  |                 | 50   |     | 250  |      |  |
| 4                    | Pulse duration of spikes suppressed by   | UCGLITx = 1  | 227/207/        | 25   |     | 125  |      |  |
| t <sub>SP</sub>      | input filter   | UCGLITx = 2  | 2.2 V, 3.0 V    | 12.5 |     | 62.5 | -    |  |
|                      |  | UCGLITx = 3  |                 | 6.3  |     | 31.5 |      |  |
|                      |  | UCCLTOx = 1  | 2.2 V, 3.0 V    |      | 27  |      | ms   |  |
| t <sub>TIMEOUT</sub> | Clock low time-out   | UCCLTOx = 2  |                 |      | 30  |      |      |  |
|                      | 5.2.2  | UCCLTOx = 3  |                 |      | 33  |      |      |  |




Figure 4-19. I<sup>2</sup>C Mode Timing



### 4.13.5.4 LCD Controller

Table 4-22 lists the operating conditions of the LCD\_C.

Table 4-22. LCD\_C, Recommended Operating Conditions

|                                    |  |   | MIN                 | NOM   | MAX                  | UNIT |
|------------------------------------|--|---|---------------------|---|----------------------|------|
|                                    | 0 1 1  |   | MIIM                | NOW   | WAX                  | ONLI |
| V <sub>CC,LCD_C,CP</sub> en,3.6    | Supply voltage range, charge pump enabled, $V_{LCD} \le 3.6 \text{ V}$                                     | LCDCPEN = 1, 0000b < VLCDx $\leq$ 1111b (charge pump enabled, $V_{LCD} \leq$ 3.6 V) | 2.2                 |   | 3.6                  | V    |
| V <sub>CC,LCD_C,CP</sub> en,3.3    | Supply voltage range, charge pump enabled, $V_{LCD} \le 3.3 \text{ V}$                                     | LCDCPEN = 1, 0000b < VLCDx ≤ 1100b (charge pump enabled, V <sub>LCD</sub> ≤ 3.3 V)  | 2.0                 |   | 3.6                  | V    |
| V <sub>CC,LCD_C,int.</sub> bias    | Supply voltage range, internal biasing, charge pump disabled   | LCDCPEN = 0, VLCDEXT = 0  | 2.4                 |   | 3.6                  | V    |
| V <sub>CC,LCD_C,ext.</sub> bias    | Supply voltage range, external biasing, charge pump disabled   | LCDCPEN = 0, VLCDEXT = 0  | 2.4                 |   | 3.6                  | ٧    |
| Vcc,lcd_c,vlcdext                  | Supply voltage range,<br>external LCD voltage,<br>internal or external<br>biasing, charge pump<br>disabled | LCDCPEN = 0, VLCDEXT = 1  | 2.0                 |   | 3.6                  | V    |
| V <sub>LCDCAP</sub>                | External LCD voltage at LCDCAP, internal or external biasing, charge pump disabled                         | LCDCPEN = 0, VLCDEXT = 1  | 2.4                 |   | 3.6                  | V    |
| C <sub>LCDCAP</sub>                | Capacitor value on<br>LCDCAP when charge<br>pump enabled   | LCDCPEN = 1, VLCDx > 0000b (charge pump enabled)                                    | 4.7 <sub>-20%</sub> | 4.7   | 10 <sub>+20%</sub>   | μF   |
| f <sub>ACLK,in</sub>               | ACLK input frequency range   |   | 30                  | 32.768  | 40                   | kHz  |
| f <sub>LCD</sub>                   | LCD frequency range  | $f_{FRAME} = 1/(2 \times mux) \times f_{LCD}$ with mux = 1 (static) to 8            | 0                   |   | 1024                 | Hz   |
| f <sub>FRAME,4mux</sub>            | LCD frame frequency range  | $f_{FRAME,4mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX)$<br>= 1/(2 × 4) × 1024 Hz |                     |   | 128                  | Hz   |
| f <sub>FRAME,8mux</sub>            | LCD frame frequency range  | $f_{FRAME,8mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX)$<br>= 1/(2 × 8) × 1024 Hz |                     |   | 64                   | Hz   |
| C <sub>Panel</sub>                 | Panel capacitance  | f <sub>LCD</sub> = 1024 Hz, all common lines equally loaded                         |                     |   | 10000                | pF   |
| V <sub>R33</sub>                   | Analog input voltage at R33  | LCDCPEN = 0, VLCDEXT = 1  | 2.4                 |   | V <sub>CC</sub> +0.2 | V    |
| V <sub>R23,1/3bias</sub>           | Analog input voltage at R23  | LCDREXT = 1, LCDEXTBIAS = 1,<br>LCD2B = 0   | V <sub>R13</sub>    | $V_{R03} + 2/3$<br>$\times (V_{R33} - V_{R03})$ | $V_{R33}$            | V    |
| V <sub>R13,1/3bias</sub>           | Analog input voltage at R13 with 1/3 biasing   | LCDREXT = 1, LCDEXTBIAS = 1,<br>LCD2B = 0   | V <sub>R03</sub>    | $V_{R03} + 1/3$<br>× $(V_{R33} - V_{R03})$      | V <sub>R23</sub>     | V    |
| V <sub>R13,1/2bias</sub>           | Analog input voltage at R13 with 1/2 biasing   | LCDREXT = 1, LCDEXTBIAS = 1,<br>LCD2B = 1   | V <sub>R03</sub>    | $V_{R03} + 1/2$<br>× $(V_{R33} - V_{R03})$      | V <sub>R33</sub>     | V    |
| V <sub>R03</sub>                   | Analog input voltage at R03  | R0EXT = 1   | V <sub>SS</sub>     | /   |                      | V    |
| V <sub>LCD</sub> -V <sub>R03</sub> | Voltage difference between V <sub>LCD</sub> and R03  | LCDCPEN = 0, R0EXT = 1  | 2.4                 |   | V <sub>CC</sub> +0.2 | ٧    |
| V <sub>LCDREF</sub>                | External LCD reference voltage applied at LCDREF   | VLCDREFx = 01   | 0.8                 | 1.0   | 1.2                  | V    |

42

Table 4-23 lists the characteristics of the LCD\_C.

# Table 4-23. LCD\_C Electrical Characteristics

|                         | PARAMETER   | TEST CONDITIONS  | V <sub>CC</sub> | MIN  | TYP             | MAX  | UNIT |
|-------------------------|---|--|-----------------|------|-----------------|------|------|
| V <sub>LCD,0</sub>      |   | VLCDx = 0000, VLCDEXT = 0  | 2.4 V to 3.6 V  |      | V <sub>CC</sub> |      |      |
| V <sub>LCD,1</sub>      |   | LCDCPEN = 1, VLCDx = 0001b   | 2 V to 3.6 V    | 2.49 | 2.60            | 2.72 |      |
| V <sub>LCD,2</sub>      |   | LCDCPEN = 1, VLCDx = 0010b   | 2 V to 3.6 V    |      | 2.66            |      |      |
| V <sub>LCD,3</sub>      |   | LCDCPEN = 1, VLCDx = 0011b   | 2 V to 3.6 V    |      | 2.72            |      |      |
| V <sub>LCD,4</sub>      |   | LCDCPEN = 1, VLCDx = 0100b   | 2 V to 3.6 V    |      | 2.78            |      |      |
| V <sub>LCD,5</sub>      |   | LCDCPEN = 1, VLCDx = 0101b   | 2 V to 3.6 V    |      | 2.84            |      |      |
| V <sub>LCD,6</sub>      |   | LCDCPEN = 1, VLCDx = 0110b   | 2 V to 3.6 V    |      | 2.90            |      |      |
| V <sub>LCD,7</sub>      | I OD walka wa   | LCDCPEN = 1, VLCDx = 0111b   | 2 V to 3.6 V    |      | 2.96            |      |      |
| V <sub>LCD,8</sub>      | LCD voltage   | LCDCPEN = 1, VLCDx = 1000b   | 2 V to 3.6 V    |      | 3.02            |      | V    |
| V <sub>LCD,9</sub>      |   | LCDCPEN = 1, VLCDx = 1001b   | 2 V to 3.6 V    |      | 3.08            |      |      |
| V <sub>LCD,10</sub>     | <del>-</del>  | LCDCPEN = 1, VLCDx = 1010b   | 2 V to 3.6 V    |      | 3.14            |      |      |
| V <sub>LCD,11</sub>     | <del>-</del>  | LCDCPEN = 1, VLCDx = 1011b   | 2 V to 3.6 V    |      | 3.20            |      |      |
| V <sub>LCD,12</sub>     |   | LCDCPEN = 1, VLCDx = 1100b   | 2 V to 3.6 V    |      | 3.26            |      |      |
| V <sub>LCD,13</sub>     |   | LCDCPEN = 1, VLCDx = 1101b   | 2.2 V to 3.6 V  |      | 3.32            |      |      |
| V <sub>LCD,14</sub>     |   | LCDCPEN = 1, VLCDx = 1110b   | 2.2 V to 3.6 V  |      | 3.38            |      |      |
| V <sub>LCD,15</sub>     |   | LCDCPEN = 1, VLCDx = 1111b   | 2.2 V to 3.6 V  | 3.32 | 3.44            | 3.6  |      |
| V <sub>LCD,7,0.8</sub>  | LCD voltage with external reference of 0.8 V          | LCDCPEN = 1, VLCDx = 0111b,<br>VLCDREFx = 01b,<br>V <sub>LCDREF</sub> = 0.8 V              | 2 V to 3.6 V    |      | 2.96 ×<br>0.8 V |      | V    |
| V <sub>LCD,7,1.0</sub>  | LCD voltage with external reference of 1.0 V          | LCDCPEN = 1, VLCDx = 0111b,<br>VLCDREFx = 01b,<br>V <sub>LCDREF</sub> = 1.0 V              | 2 V to 3.6 V    |      | 2.96 ×<br>1.0 V |      | V    |
| V <sub>LCD,7,1.2</sub>  | LCD voltage with external reference of 1.2 V          | LCDCPEN = 1, VLCDx = 0111b,<br>VLCDREFx = 01b,<br>V <sub>LCDREF</sub> = 1.2 V              | 2.2 V to 3.6 V  |      | 2.96 ×<br>1.2 V |      | V    |
| $\Delta V_{LCD}$        | Voltage difference between consecutive VLCDx settings | $\Delta V_{LCD} = V_{LCD,x} - V_{LCD,x-1}$<br>with x = 0010b to 1111b                      |                 | 40   | 60              | 80   | mV   |
| I <sub>CC,Peak,CP</sub> | Peak supply currents due to charge pump activities    | LCDCPEN = 1, VLCDx = 1111b<br>external, with decoupling capacitor<br>on DVCC supply ≥ 1 µF | 2.2 V           |      | 600             |      | μΑ   |
| t <sub>LCD,CP,on</sub>  | Time to charge C <sub>LCD</sub> when discharged       | $C_{LCD}$ = 4.7 $\mu$ F, LCDCPEN = 0 $\rightarrow$ 1, VLCDx = 1111b                        | 2.2 V           |      | 100             | 500  | ms   |
| I <sub>CP,Load</sub>    | Maximum charge pump load current                      | LCDCPEN = 1, VLCDx = 1111b   | 2.2 V           | 50   |                 |      | μΑ   |
| R <sub>LCD,Seg</sub>    | LCD driver output impedance, segment lines            | LCDCPEN = 0, I <sub>LOAD</sub> = ±10 μA  | 2.2 V           |      |                 | 10   | kΩ   |
| R <sub>LCD,COM</sub>    | LCD driver output impedance, common lines             | LCDCPEN = 0, I <sub>LOAD</sub> = ±10 μA  | 2.2 V           |      |                 | 10   | kΩ   |

# 4.13.5.5 ADC

Table 4-24 lists the input requirements of the ADC.

### Table 4-24. 12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                        | PARAMETER   | TEST CONDITIONS  | V <sub>cc</sub> | MIN | NOM | MAX  | UNIT |
|------------------------|---|--|-----------------|-----|-----|------|------|
| $V_{(Ax)}$             | Analog input voltage range (1)                                | All ADC12 analog input pins Ax   |                 | 0   |     | AVCC | V    |
| I <sub>(ADC12_B)</sub> |   | f <sub>ADC12CLK</sub> = MODCLK, ADC12ON = 1,                               | 3.0 V           |     | 145 | 199  |      |
| single-ended<br>mode   | Operating supply current into AVCC and DVCC terminals (2) (3) | ADC12PWRMD = 0, ADC12DIF = 0,<br>REFON = 0, ADC12SHTx = 0,<br>ADC12DIV = 0 | 2.2 V           |     | 140 | 190  | μΑ   |
| I <sub>(ADC12_B)</sub> |   | f <sub>ADC12CLK</sub> = MODCLK, ADC12ON = 1,                               | 3.0 V           |     | 175 | 245  |      |
| differential<br>mode   | Operating supply current into AVCC and DVCC terminals (2) (3) | ADC12PWRMD = 0, ADC12DIF = 1,<br>REFON = 0, ADC12SHTx= 0,<br>ADC12DIV = 0  | 2.2 V           |     | 170 | 230  | μΑ   |
| C <sub>I</sub>         | Input capacitance   | Only one terminal Ax can be selected at one time                           | 2.2 V           |     | 10  | 15   | pF   |
| В                      | Input MUX ON resistance                                       | 0 V ≤ V <sub>(Ax)</sub> ≤ AVCC   | >2 V            |     | 0.5 | 4    | kΩ   |
| R <sub>I</sub>         |   |  | <2 V            |     | 1   | 10   | K\$2 |

The analog input voltage range must be within the selected reference voltage range  $V_{R+}$  to  $V_{R-}$  for valid conversion results. The internal reference supply current is not included in current consumption parameter  $I_{(ADC12\_B)}$ . Approximately 60% (typical) of the total current into the AVCC and DVCC terminals is from AVCC.

**ISTRUMENTS** 



SLASEC9-APRIL 2017

Table 4-25 lists the timing parameters of the ADC.

### Table 4-25. 12-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                       | PARAMETER   | TEST CO  | NDITIONS   | MIN     | TYP     | MAX | UNIT |
|-----------------------|---|--|--|---------|---------|-----|------|
| f <sub>ADC12CLK</sub> | Frequency for specified performance                   | For specified performance of with ADC12PWRMD = 0. If ADC12PWRMD = 1, the mashown here. |  | 0.45    |         | 5.4 | MHz  |
| f <sub>ADC12CLK</sub> | Frequency for reduced performance                     | Linearity parameters have rec  | luced performance  |         | 32.768  |     | kHz  |
| f <sub>ADC12OSC</sub> | Internal oscillator <sup>(1)</sup>                    | $ADC12DIV = 0, f_{ADC12CLK} = f_{ADC12CLK}$  | DC12OSC from MODCLK  | 4       | 4.8     | 5.4 | MHz  |
|                       | Conversion time                                       | REFON = 0, Internal oscillator f <sub>ADC12CLK</sub> = f <sub>ADC12OSC</sub> from M    |  | 2.6     |         | 3.5 |      |
| tCONVERT              | Conversion time                                       | External $f_{ADC12CLK}$ from ACLK ADC12SSEL $\neq 0$                                   | ernal f <sub>ADC12CLK</sub> from ACLK, MCLK, or SMCLK,<br>C12SSEL ≠ 0  |         | See (2) |     | μs   |
| t <sub>ADC12ON</sub>  | Turnon settling time of the ADC                       | See (3)  |  | 100     |         | ns  |      |
| t <sub>ADC12OFF</sub> | Time ADC must be off before it can be turned on again | t <sub>ADC12OFF</sub> must be met to mak<br>holds.                                     | ADC12OFF must be met to make sure that t <sub>ADC12ON</sub> time olds.   |         | 100     |     | ns   |
| t <sub>Sample</sub>   | Sampling time   | $R_S = 400 \Omega$ , $R_I = 4 k\Omega$ , $C_I = 15 pF$ , $C_{pext} = 8 pF^{(4)}$       | All pulse sample mode (ADC12SHP = 1) and extended sample mode (ADC12SHP = 0) with buffered reference (ADC12VRSEL = 0x1, 0x3, 0x5, 0x7, 0x9, 0xB, 0xD, 0xF) | 1       |         |     | μs   |
|                       |   |  | Extended sample mode (ADC12SHP = 0) with unbuffered reference (ADC12VRSEL= 0x0, 0x2, 0x4, 0x6, 0xC, 0xE)   | See (5) |         |     | μs   |

The ADC12OSC is sourced directly from MODOSC inside the UCS.

 $<sup>14 \</sup>times 1$  /  $f_{ADC12CLK}$ . If ADC12WINC = 1, then 15 × 1 /  $f_{ADC12CLK}$ . The condition is that the error in a conversion started after  $t_{ADC12ON}$  is less than ±0.5 LSB. The reference and input signal are already settled.

Approximately 10 Tau ( $\tau$ ) are needed to get an error of less than  $\pm 0.5$  LSB:  $t_{sample} = ln(2^{n+2}) \times (R_S + R_I) \times (C_I + C_{pext})$ ,  $R_S < 10$  k $\Omega$ , where n = ADC resolution = 12,  $R_S = t_{sample} = t$ 

<sup>(5)</sup>  $6 \times 1 / f_{ADC12CLK}$ .



Table 4-26 lists the linearity parameters of the ADC when using an external reference.

# Table 4-26. 12-Bit ADC, Linearity Parameters With External Reference<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                    | PARAMETER  | TEST CONDITIONS   | MIN   | TYP  | MAX  | UNIT |
|--------------------|--|---|-------|------|------|------|
| Resolution         | Number of no missing code output-code bits             |   | 12    |      |      | bits |
| E <sub>I</sub>     | Integral linearity error (INL) for differential input  | $1.2 \text{ V} \leq \text{V}_{R+} - \text{V}_{R-} \leq \text{AV}_{CC}$  |       |      | ±2.4 | LSB  |
| E <sub>I</sub>     | Integral linearity error (INL) for single ended inputs | $1.2 \text{ V} \le \text{V}_{R+} - \text{V}_{R-} \le \text{AV}_{CC}$  |       |      | ±2.8 | LSB  |
| E <sub>D</sub>     | Differential linearity error (DNL)                     |   | -0.99 |      | +1.0 | LSB  |
| E <sub>O</sub>     | Offset error <sup>(2)</sup> (3)                        | ADC12VRSEL = 0x2 or 0x4 without TLV calibration, TLV calibration data can be used to improve the parameter <sup>(4)</sup>   |       | ±0.5 | ±1.5 | mV   |
| $E_{G,ext}$        | Gain error   | With external voltage reference without internal buffer (ADC12VRSEL = 0x2 or 0x4) without TLV calibration, TLV calibration data can be used to improve the parameter $^{(4)}$ , $V_{R+} = 2.5 \text{ V}$ , $V_{R-} = \text{AVSS}$ |       | ±0.8 | ±2.5 | LSB  |
|                    |  | With external voltage reference with internal buffer (ADC12VRSEL = 0x3), $V_{R+} = 2.5 \text{ V}, V_{R-} = \text{AVSS}$   |       | ±1   |      |      |
| E <sub>T,ext</sub> | Total unadjusted error                                 | With external voltage reference without internal buffer (ADC12VRSEL = 0x2 or 0x4) without TLV calibration, TLV calibration data can be used to improve the parameter $^{(4)}$ , $V_{R+} = 2.5 \text{ V}$ , $V_{R-} = \text{AVSS}$ |       | ±1.4 | ±4.7 | LSB  |
|                    |  | With external voltage reference with internal buffer (ADC12VRSEL = 0x3), $V_{R+} = 2.5 \text{ V}, V_{R-} = \text{AVSS}$   |       | ±1.4 |      |      |

<sup>(1)</sup> See Table 4-28 and Table 4-34 for more information on internal reference performance, and see Designing With the MSP430FR59xx and MSP430FR58xx ADC for details on optimizing ADC performance for your application with the choice of internal or external reference.

Offset is measured as the input voltage (at which ADC output transitions from 0 to 1) minus 0.5 LSB.

Offset increases as  $I_R$  drop increases when  $V_{R-}$  is AVSS.

For details, see the device descriptor in the MSP430FR58xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide.

Table 4-27 lists the dynamic performance characteristics of the ADC with differential inputs and an external reference.

### Table 4-27. 12-Bit ADC, Dynamic Performance for Differential Inputs With External Reference<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|      | PARAMETER                               | TEST CONDITIONS                                 | MIN | TYP  | MAX | UNIT |
|------|---|---|-----|------|-----|------|
| SNR  | Signal-to-noise                         | $V_{R+} = 2.5 \text{ V}, V_{R-} = AVSS$         |     | 71   |     | dB   |
| ENOB | Effective number of bits <sup>(2)</sup> | V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AVSS |     | 11.2 |     | bits |

See Table 4-28 and Table 4-34 for more information on internal reference performance, and see <u>Designing With the MSP430FR59xx</u> and <u>MSP430FR58xx ADC</u> for details on optimizing ADC performance for your application with the choice of internal or external reference.

Table 4-28 lists the dynamic performance characteristics of the ADC with differential inputs and an internal reference.

### Table 4-28. 12-Bit ADC, Dynamic Performance for Differential Inputs With Internal Reference<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|      | PARAMETER                    | TEST CONDITIONS                                 | MIN | TYP I | MAX | UNIT |
|------|------------------------------|---|-----|-------|-----|------|
| ENOB | Effective number of bits (2) | V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AVSS |     | 10.7  |     | Bits |

<sup>(1)</sup> See Table 4-34 for more information on internal reference performance, and see *Designing With the MSP430FR59xx and MSP430FR58xx ADC* for details on optimizing ADC performance for your application with the choice of internal or external reference.

Table 4-29 lists the dynamic performance characteristics of the ADC with single-ended inputs and an external reference.

# Table 4-29. 12-Bit ADC, Dynamic Performance for Single-Ended Inputs With External Reference<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|      | PARAMETER                    | TEST CONDITIONS                                 | MIN TYP MAX | UNIT |
|------|------------------------------|---|-------------|------|
| SNR  | Signal-to-noise              | $V_{R+} = 2.5 \text{ V}, V_{R-} = \text{AVSS}$  | 68          | dB   |
| ENOB | Effective number of bits (2) | V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AVSS | 10.7        | bits |

<sup>(1)</sup> See Table 4-30 and Table 4-34 for more information on internal reference performance, and see <u>Designing With the MSP430FR59xx</u> and <u>MSP430FR58xx ADC</u> for details on optimizing ADC performance for your application with the choice of internal or external reference.

Table 4-30 lists the dynamic performance characteristics of the ADC with single-ended inputs and an internal reference.

### Table 4-30. 12-Bit ADC, Dynamic Performance for Single-Ended Inputs With Internal Reference<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|      | PARAMETER                    | TEST CONDITIONS                                | MIN | TYP  | MAX | UNIT |
|------|------------------------------|--|-----|------|-----|------|
| ENOB | Effective number of bits (2) | $V_{R+} = 2.5 \text{ V}, V_{R-} = \text{AVSS}$ |     | 10.4 |     | bits |

<sup>(1)</sup> See Table 4-34 for more information on internal reference performance, and see *Designing With the MSP430FR59xx and MSP430FR58xx ADC* for details on optimizing ADC performance for your application with the choice of internal or external reference.

Table 4-31 lists the dynamic performance characteristics of the ADC using a 32.678-kHz clock.

### Table 4-31. 12-Bit ADC, Dynamic Performance With 32.768-kHz Clock

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|      | PARAMETER                                 | TEST CONDITIONS   | TYP | UNIT |
|------|---|---|-----|------|
| ENOE | B Effective number of bits <sup>(1)</sup> | Reduced performance with f <sub>ADC12CLK</sub> from ACLK LFXT 32.768 kHz, $V_{R+}$ = 2.5 V, $V_{R-}$ = AVSS | 10  | bits |

(1) ENOB = (SINAD – 1.76) / 6.02

<sup>(2)</sup> ENOB = (SINAD - 1.76) / 6.02



Table 4-32 lists the characteristics of the temperature sensor and built-in  $V_{1/2}$  of the ADC.

# Table 4-32. 12-Bit ADC, Temperature Sensor and Built-In V<sub>1/2</sub>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                             | PARAMETER   | TEST CONDITIONS  | MIN   | TYP | MAX   | UNIT  |
|-----------------------------|---|--|-------|-----|-------|-------|
| V <sub>SENSOR</sub>         | See <sup>(1)</sup> <sup>(2)</sup> (also see Figure 4-20)                                | ADC12ON = 1, ADC12TCMAP = 1,<br>$T_A = 0$ °C                       |       | 700 |       | mV    |
| TC <sub>SENSOR</sub>        | See (2)   | ADC12ON = 1, ADC12TCMAP = 1  |       | 2.5 |       | mV/°C |
| t <sub>SENSOR(sample)</sub> | Sample time required if ADCTCMAP = 1 and channel (MAX $-$ 1) is selected <sup>(3)</sup> | ADC12ON = 1, ADC12TCMAP = 1,<br>Error of conversion result ≤ 1 LSB | 30    |     |       | μs    |
| V <sub>1/2</sub>            | AVCC voltage divider for ADC12BATMAP = 1 on MAX input channel                           | ADC12ON = 1, ADC12BATMAP = 1                                       | 47.5% | 50% | 52.5% |       |
| I <sub>V 1/2</sub>          | Current for battery monitor during sample time  | ADC12ON = 1, ADC12BATMAP = 1                                       |       | 38  | 63    | μΑ    |
| t <sub>V 1/2</sub> (sample) | Sample time required if ADC12BATMAP = 1 and channel MAX is selected <sup>(4)</sup>      | ADC12ON = 1, ADC12BATMAP = 1                                       | 1.7   |     |       | μs    |

- The temperature sensor offset can be as much as ±30°C. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.
- The device descriptor structure contains calibration values for 30°C ±3°C and 85°C ±3°C for each available reference voltage level. The sensor voltage can be computed as  $V_{SENSE} = TC_{SENSOR} \times (Temperature, ^{\circ}C) + V_{SENSOR}$ , where  $TC_{SENSOR}$  and  $V_{SENSOR}$  can be computed from the calibration values for higher accuracy.
- The typical equivalent impedance of the sensor is 250 kΩ. The sample time required includes the sensor-on time t<sub>SENSOR(on)</sub>.
- The on-time  $t_{V1/2(on)}$  is included in the sampling time  $t_{V1/2(sample)}$ ; no additional on time is needed.




Figure 4-20. Typical Temperature Sensor Voltage

Table 4-33 lists the external reference requirements for the ADC.

# Table 4-33. 12-Bit ADC, External Reference<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                       | PARAMETER   | TEST CONDITIONS   | MIN | TYP | MAX              | UNIT |
|-----------------------|---|---|-----|-----|------------------|------|
| V <sub>R+</sub>       | Positive external reference voltage input VeREF+ or VeREF- based on ADC12VRSEL bit    | $V_{R+} > V_{R-}$   | 1.2 |     | AV <sub>CC</sub> | V    |
| $V_{R-}$              | Negative external reference voltage input<br>VeREF+ or VeREF- based on ADC12VRSEL bit | $V_{R+} > V_{R-}$   | 0   |     | 1.2              | ٧    |
| $V_{R+} - V_{R-}$     | Differential external reference voltage input   | $V_{R+} > V_{R-}$   | 1.2 |     | AV <sub>CC</sub> | V    |
| I <sub>VeREF+</sub> , | Static input ourset circled anded input made  | $ \begin{array}{l} 1.2~V \leq V_{eREF+} \leq V_{AVCC},~V_{eREF-} = 0~V \\ f_{ADC12CLK} = 5~MHz,~ADC12SHTx = 1h, \\ ADC12DIF = 0,~ADC12PWRMD = 0 \end{array} $ |     |     | ±10              | ^    |
| I <sub>VeREF</sub> -  | Static input current, singled-ended input mode  | $ \begin{array}{l} 1.2~V \leq V_{eREF+} \leq V_{AVCC}~,~V_{eREF-} = 0~V\\ f_{ADC12CLK} = 5~MHz,~ADC12SHTx = 8h,\\ ADC12DIF = 0,~ADC12PWRMD = 01 \end{array} $ |     |     | ±2.5             | μΑ   |
| I <sub>VeREF+</sub> , | Static input ourset differential input made   | $ \begin{array}{l} 1.2~V \leq V_{eREF+} \leq V_{AVCC},~V_{eREF-} = 0~V \\ f_{ADC12CLK} = 5~MHz,~ADC12SHTx = 1h, \\ ADC12DIF = 1,~ADC12PWRMD = 0 \end{array} $ |     |     | ±20              | 4    |
| I <sub>VeREF</sub> -  | Static input current, differential input mode   | $\begin{array}{l} 1.2~V \leq V_{eREF+} \leq V_{AVCC}~,~V_{eREF-} = 0~V\\ f_{ADC12CLK} = 5~MHz,~ADC12SHTx = 8h,\\ ADC12DIF = 1,~ADC12PWRMD = 1 \end{array}$    | ±5  |     | μΑ               |      |
| I <sub>VeREF+</sub>   | Peak input current with single-ended input  | $0 \text{ V} \leq \text{V}_{\text{eREF+}} \leq \text{V}_{\text{AVCC}}, \text{ ADC12DIF} = 0$  |     | 1.5 |                  | mA   |
| I <sub>VeREF+</sub>   | Peak input current with differential input  | $0 \text{ V} \leq \text{V}_{\text{eREF+}} \leq \text{V}_{\text{AVCC}}, \text{ ADC12DIF} = 1$  |     | 3   |                  | mA   |
| C <sub>VeREF+/-</sub> | Capacitance at VeREF+ or VeREF- terminal  | See (2)   | 10  |     |                  | μF   |

<sup>(1)</sup> The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C<sub>I</sub>, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.

<sup>(2)</sup> Connect two decoupling capacitors, 10 µF and 470 nF, to VeREF to decouple the dynamic current required for an external reference source if it is used for the ADC12\_B. Also see the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide.

# NSTRUMENTS

### 4.13.5.6 Reference

Table 4-34 lists the characteristics of the built-in voltage reference.

### Table 4-34. REF, Built-In Reference

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                           | PARAMETER                                       | TEST CONDITIONS   | V <sub>cc</sub> | MIN   | TYP  | MAX   | UNIT  |
|---------------------------|---|---|-----------------|-------|------|-------|-------|
|                           |   | REFVSEL = {2} for 2.5 V, REFON = 1  | 2.7 V           |       | 2.5  | ±1.5% |       |
| $V_{REF+}$                | Positive built-in reference voltage output      | REFVSEL = {1} for 2.0 V, REFON = 1  | 2.2 V           |       | 2.0  | ±1.5% | V     |
|                           | voltage output                                  | REFVSEL = {0} for 1.2 V, REFON = 1  | 1.8 V           |       | 1.2  | ±1.8% |       |
| Noise                     | RMS noise at VREF <sup>(1)</sup>                | From 0.1 Hz to 10 Hz, REFVSEL = {0}   |                 |       | 110  |       | μV    |
| V <sub>OS_BUF_INT</sub>   | VREF ADC BUF_INT buffer offset <sup>(2)</sup>   | $T_J = 25^{\circ}\text{C}$ , ADC ON, REFVSEL = $\{0\}$ , REFON = 1, REFOUT = 0  |                 | -12   |      | +12   | mV    |
| V <sub>OS_BUF_EXT</sub>   | VREF ADC BUF_EXT buffer offset <sup>(2)</sup>   | T <sub>J</sub> = 25°C, REFVSEL = {0}, REFOUT = 1,<br>REFON = 1 or ADC ON  |                 | -12   |      | +12   | mV    |
|                           | AVCC minimum voltage,                           | REFVSEL = {0} for 1.2 V   |                 | 1.8   |      |       |       |
| $AV_{CC(min)}$            | Positive built-in reference                     | REFVSEL = {1} for 2.0 V   |                 | 2.2   |      |       | V     |
|                           | active  | REFVSEL = {2} for 2.5 V   |                 | 2.7   |      |       |       |
| I <sub>REF+</sub>         | Operating supply current into AVCC terminal (3) | REFON = 1   | 3 V             |       | 8    | 15    | μA    |
|                           |   | ADC ON, REFOUT = 0, REFVSEL = {0, 1, 2}, ADC12PWRMD = 0,  | 3 V             |       | 225  | 355   |       |
|                           |   | ADC ON, REFOUT = 1, REFVSEL = {0, 1, 2}, ADC12PWRMD = 0   | 3 V             |       | 1030 | 1660  |       |
| I <sub>REF+_ADC_BUF</sub> | Operating supply current into AVCC terminal (3) | ADC ON, REFOUT = 0, REFVSEL = {0, 1, 2},<br>ADC12PWRMD = 1  | 3 V             |       | 120  | 185   | μΑ    |
|                           |   | ADC ON, REFOUT = 1, REFVSEL = {0, 1, 2},<br>ADC12PWRMD = 1  | 3 V             |       | 545  | 895   |       |
|                           |   | ADC OFF, REFON = 1, REFOUT = 1,<br>REFVSEL = {0, 1, 2}  | 3 V             |       | 1085 |       |       |
| I <sub>O(VREF+)</sub>     | VREF maximum load current, VREF+ terminal       | REFVSEL = {0, 1, 2}, AVCC = AVCC(min) for each reference level, REFON = REFOUT = 1  |                 | -1000 |      | +10   | μΑ    |
| ΔVout/Δlo<br>(VREF+)      | Load-current regulation,<br>VREF+ terminal      | REFVSEL = $\{0, 1, 2\}$ ,<br>$I_{O(VREF+)} = +10 \mu A \text{ or } -1000 \mu A$ ,<br>$AV_{CC} = AV_{CC(min)}$ for each reference level,<br>REFON = REFOUT = 1 |                 |       |      | 2500  | μV/mA |
| C <sub>VREF+/-</sub>      | Capacitance at VREF+ and VREF- terminals        | REFON = REFOUT = 1  |                 | 0     |      | 100   | pF    |
| TC <sub>REF+</sub>        | Temperature coefficient of built-in reference   | REFVSEL = $\{0, 1, 2\}$ , REFON = REFOUT = 1,<br>T <sub>A</sub> = -55°C to 95°C <sup>(4)</sup>  |                 |       | 18   | 50    | ppm/K |
| PSRR_DC                   | Power supply rejection ratio (DC)               | $AV_{CC} = AV_{CC(min)}$ to $AV_{CC(max)}$ , $T_J = 25$ °C,<br>REFVSEL = {0, 1, 2}, REFON = REFOUT = 1  |                 |       | 120  | 400   | μV/V  |
| PSRR_AC                   | Power supply rejection ratio (AC)               | dAV <sub>CC</sub> = 0.1 V at 1 kHz  |                 |       | 3.0  |       | mV/V  |
| t <sub>SETTLE</sub>       | Settling time of reference voltage (5)          | $AV_{CC} = AV_{CC \text{ (min)}} \text{ to } AV_{CC \text{(max)}},$<br>$REFVSEL = \{0, 1, 2\}, REFON = 0 \rightarrow 1$                                       |                 |       | 75   | 80    | μs    |

<sup>(1)</sup> Internal reference noise affects ADC performance when ADC uses internal reference. See Designing With the MSP430FR59xx and MSP430FR58xx ADC for details on optimizing ADC performance for your application with the choice of internal versus external reference.

50

Buffer offset affects ADC gain error and thus total unadjusted error.

The internal reference current is supplied through terminal AVCC.

Calculated using the box method: (MAX(-55°C to 95°C) - MIN(-55°C to 95°C)) / MIN(-55°C to 95°C)/(95°C - (-55°C)).

The condition is that the error in a conversion started after  $t_{REFON}$  is less than  $\pm 0.5$  LSB.



### 4.13.5.7 Comparator

Table 4-35 lists the characteristics of the comparator.

### Table 4-35. Comparator\_E

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                          | PARAMETER   | TEST CONDITIONS  | V <sub>cc</sub> | MIN                        | TYP                      | MAX                        | UNIT |
|--------------------------|---|--|-----------------|----------------------------|--------------------------|----------------------------|------|
|                          |   | CEPWRMD = 00, CEON = 1,  |                 |                            | 11                       | 20                         |      |
|                          |   | CERSx = 00 (fast)  |                 |                            |                          | 20                         |      |
| I                        | Comparator operating supply current into AVCC, excludes           | CEPWRMD = 01, CEON = 1,<br>CERSx = 00 (medium)   | 2.2 V,          |                            | 9                        | 17                         | μA   |
| IAVCC_COMP               | reference resistor ladder   | CEPWRMD = 10, CEON = 1,<br>CERSx = 00 (slow), T <sub>J</sub> = 30°C  | 3.0 V           |                            |                          | 0.6                        | μΛ   |
|                          |   | CEPWRMD = 10, CEON = 1,<br>CERSx = 00 (slow), T <sub>J</sub> = 95°C  |                 |                            |                          | 1.3                        |      |
|                          | Quiescent current of resistor                                     | CEREFLx = 01, CERSx = 10, REFON = 0,<br>CEON = 0, CEREFACC = 0   | 2.2 V,          |                            | 12                       | 15                         |      |
| I <sub>AVCC_REF</sub>    | ladder into AVCC, including<br>REF module current                 | CEREFLx = 01, CERSx = 10, REFON = 0,<br>CEON = 0, CEREFACC = 1   | 3.0 V           |                            | 5                        | 7                          | μΑ   |
|                          |   | CERSx = 11, CEREFLx = 01, CEREFACC = 0   | 1.8 V           | 1.17                       | 1.2                      | 1.23                       |      |
|                          |   | CERSx = 11, CEREFLx = 10, CEREFACC = 0   | 2.2 V           | 1.92                       | 2.0                      | 2.08                       |      |
| .,                       | D. (  | CERSx = 11, CEREFLx = 11, CEREFACC = 0   | 2.7 V           | 2.40                       | 2.5                      | 2.60                       | V    |
| $V_{REF}$                | Reference voltage level   | CERSx = 11, CEREFLx = 01, CEREFACC = 1   | 1.8 V           | 1.10                       | 1.2                      | 1.245                      |      |
|                          |   | CERSx = 11, CEREFLx = 10, CEREFACC = 1   | 2.2 V           | 1.90                       | 2.0                      | 2.08                       |      |
|                          |   | CERSx = 11, CEREFLx = 11, CEREFACC = 1   | 2.7 V           | 2.35                       | 2.5                      | 2.60                       |      |
| V <sub>IC</sub>          | Common-mode input range   |  |                 | 0                          |                          | V <sub>CC</sub> -1         | ٧    |
|                          |   | CEPWRMD = 00   |                 | -32                        |                          | 32                         |      |
| V <sub>OFFSET</sub>      | Input offset voltage  | CEPWRMD = 01   |                 | -32                        |                          | 32                         | mV   |
|                          |   | CEPWRMD = 10   |                 | -30                        |                          | 30                         |      |
| ^                        | l   | CEPWRMD = 00 or CEPWRMD = 01   |                 |                            | 9                        |                            | рF   |
| C <sub>IN</sub>          | Input capacitance   | CEPWRMD = 10   |                 |                            | 9                        |                            | рг   |
| D                        | Carias input resistance   | On (switch closed)   |                 |                            | 1                        | 3                          | kΩ   |
| R <sub>SIN</sub>         | Series input resistance   | Off (switch open)  |                 | 50                         |                          |                            | МΩ   |
|                          |   | CEPWRMD = 00, CEF = 0, Overdrive ≥ 20 mV   |                 |                            | 260                      | 330                        |      |
| $t_{PD}$                 | Propagation delay, response time                                  | CEPWRMD = 01, CEF = 0, Overdrive ≥ 20 mV   |                 |                            | 350                      | 460                        | ns   |
|                          |   | CEPWRMD = 10, CEF = 0, Overdrive ≥ 20 mV   |                 |                            |                          | 15                         | μs   |
|                          |   | CEPWRMD = 00 or 01, CEF = 1,<br>Overdrive ≥ 20 mV, CEFDLY = 00   |                 |                            | 700                      | 1000                       | ns   |
|                          | Propagation delay with filter                                     | CEPWRMD = 00 or 01, CEF = 1,<br>Overdrive ≥ 20 mV, CEFDLY = 01   |                 |                            | 1.0                      | 1.8                        |      |
| t <sub>PD,filter</sub>   | active  | CEPWRMD = 00 or 01, CEF = 1,<br>Overdrive ≥ 20 mV, CEFDLY = 10   |                 |                            | 2.0                      | 3.5                        | μs   |
|                          |   | CEPWRMD = 00 or 01, CEF = 1,<br>Overdrive ≥ 20 mV, CEFDLY = 11   |                 |                            | 4.0                      | 7.0                        |      |
|                          |   | CEON = 0 → 1, VIN+, VIN- from pins,<br>Overdrive ≥ 20 mV, CEPWRMD = 00                                       |                 |                            | 0.9                      | 1.5                        |      |
| t <sub>EN_CMP</sub>      | Comparator enable time  | CEON = 0 → 1, VIN+, VIN- from pins,<br>Overdrive ≥ 20 mV, CEPWRMD = 01                                       |                 |                            | 0.9                      | 1.5                        | μs   |
|                          |   | CEON = 0 → 1, VIN+, VIN- from pins,<br>Overdrive ≥ 20 mV, CEPWRMD = 10                                       |                 |                            | 15                       | 100                        |      |
| t <sub>EN_CMP_VREF</sub> | Comparator and reference ladder and reference voltage enable time | CEON = $0 \rightarrow 1$ , CEREFLX = 10, CERSx = 10 or 11, CEREF0 = CEREF1 = $0x0F$ , Overdrive $\geq 20$ mV |                 |                            | 350                      | 1500                       | μs   |
| $V_{CE\_REF}$            | Reference voltage for a given tap                                 | VIN = reference into resistor ladder,<br>n = 0 to 31   |                 | VIN ×<br>(n + 0.5)<br>/ 32 | VIN ×<br>(n + 1)<br>/ 32 | VIN x<br>(n + 1.5)<br>/ 32 | V    |
|                          |   |  |                 |                            |                          |                            |      |

# **STRUMENTS**

### 4.13.5.8 Scan Interface

Table 4-36 lists the port timing characteristics of the ESI.

### Table 4-36. Extended Scan Interface, Port Drive, Port Timing

over recommended operating junction temperature range (unless otherwise noted)

|                                | PARAMETER  | TEST CONDITIONS   | V <sub>cc</sub> | MIN | TYP | MAX | UNIT |
|--------------------------------|--|---|-----------------|-----|-----|-----|------|
| V <sub>OL(ESICHx)</sub>        | Voltage drop due to ON-resistance<br>of excitation transistor (see<br>Figure 4-21)       | I(ESICHx) = 2 mA, ESITEN = 1  | 3 V             |     |     | 0.3 | ٧    |
| V <sub>OH(ESICHx)</sub>        | Voltage drop due to ON-resistance of damping transistor <sup>(1)</sup> (see Figure 4-21) | $I_{(ESICHx)} = -200 \mu A, ESITEN = 1$   | 3 V             |     |     | 0.1 | V    |
| V <sub>OL(ESICOM)</sub>        |  | I <sub>(ESICOM)</sub> = 3 mA, ESISH = 1   | 2.2 V, 3 V      | 0   |     | 0.1 | V    |
| I <sub>ESICHx(tri-state)</sub> |  | V <sub>(ESICHx)</sub> = 0 V to AV <sub>CC</sub> , port function disabled, ESISH = 1 | 3 V             | -50 |     | 50  | nA   |

(1) ESICOM = 1.5 V, supplied externally (see Figure 4-22).




Figure 4-21. P6.x/ESICHx Timing, ESICHx Function Selected




Figure 4-22. Voltage Drop Due to ON-Resistance



SLASEC9 - APRIL 2017

Table 4-37 lists the sample timing of the ESI.

### Table 4-37. Extended Scan Interface, Sample Capacitor/Ri Timing (1)

over operating junction temperature range (unless otherwise noted)

|                          | PARAMETER                                 | TEST CONDITIONS   | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|--------------------------|---|---|-----------------|-----|-----|-----|------|
| C <sub>SHC(ESICHx)</sub> | Sample capacitance on selected ESICHx pin | ESIEx(tsm) = 1, ESISH = 1   | 2.2 V, 3 V      |     | 7   |     | pF   |
| Ri <sub>(ESICHx)</sub>   | Serial input resistance at the ESICHx pin | ESIEx(tsm) = 1, ESISH = 1   | 2.2 V, 3 V      |     | 1.5 |     | kΩ   |
| t <sub>Hold</sub>        | Maximum hold time (2)                     | ESISHTSM $^{(3)}$ = 1, measurement<br>sequence uses at least two ESICHx<br>inputs, $\Delta V_{sample}$ < 3 mV |                 |     | 62  |     | μs   |

The minimum sampling time (7.6 tau for 1/2 LSB accuracy) with maximum  $C_{SHC(ESICHx)}$  and  $Ri_{(ESICHx)}$  and  $Ri_{(source)}$  is  $t_{sample(min)} \approx 7.6 \times C_{SHC(ESICHx)} \times (Ri_{(ESICHx)} + Ri_{(source)})$  with  $Ri_{(source)}$  estimated at 3 k $\Omega$ ,  $t_{sample(min)} = 319$  ns. The sampled voltage at the sample capacitance varies less than 3 mV ( $\Delta V_{sample}$ ) during the hold time  $t_{Hold}$ . If the voltage is sampled

Table 4-38 lists the characteristics of the ESI  $V_{CC}/2$  generator.

# Table 4-38. Extended Scan Interface, V<sub>CC</sub>/2 Generator

| PAF                          | RAMETER  | TEST CONDITIONS  | V <sub>CC</sub> | MIN                           | TYP                  | MAX                         | UNIT |
|------------------------------|--|--|-----------------|-------------------------------|----------------------|-----------------------------|------|
| V <sub>CC</sub>              | ESI V <sub>CC</sub> /2<br>generator supply<br>voltage                                      | AVCC = DVCC = ESIDVCC (connected together), AVSS = DVSS = ESIDVSS (connected together)   |                 | 2.2                           |                      | 3.6                         | V    |
| $I_{VMID}$                   | ESI V <sub>CC</sub> /2<br>generator  | $ \begin{array}{l} C_L \ at \ ESICOM \ pin = 470 \ nF \ \pm 20\%, \\ f_{refresh(ESICOM)} = 32768 \ Hz, \\ T = 0 ^{\circ}C \ to \ 95 ^{\circ}C, \\ R_{ext} = 1k \ in \ series \ to \ C_L \end{array} $                          | 2.2 V, 3 V      |                               | 370                  | 500                         | nA   |
|                              | quiescent current  | $C_L$ at ESICOM pin = 470 nF ±20%,<br>$f_{refresh(ESICOM)}$ = 32768 Hz,<br>T = -55°C to 95°C   |                 |                               | 370                  | 1600                        |      |
| f <sub>refresh(ESICOM)</sub> | V <sub>CC</sub> /2 refresh<br>frequency  | Source clock = ACLK  | 2.2 V, 3 V      |                               | 32.768               |                             | kHz  |
| V <sub>(ESICOM)</sub>        | Output voltage at pin ESICOM   | $C_L$ at ESICOM pin = 470 nF ±20%, $I_{Load}$ = 1 $\mu$ A  |                 | AV <sub>CC</sub> / 2<br>-0.07 | AV <sub>CC</sub> / 2 | AV <sub>CC</sub> / 2 + 0.07 | V    |
| t <sub>on(ESICOM)</sub>      | Time to reach 98% after V <sub>CC</sub> / 2 is switched on                                 | C <sub>L</sub> at ESICOM pin = 470 nF ±20%,<br>f <sub>refresh(ESICOM)</sub> = 32768 Hz   | 2.2 V, 3 V      |                               | 1.7                  | 6                           | ms   |
| t <sub>VccSettle</sub>       | Settling time to  ±V <sub>CC</sub> / 2560 (2 LSB) after AV <sub>CC</sub> -  voltage change | $\begin{split} & \text{ESIEN} = 1,  \text{ESIVMIDEN}^{(1)} = 1, \\ & \text{ESISH} = 0,  \text{AV}_{\text{CC}} = \text{AV}_{\text{CC}} - 100  \text{mV}, \\ & f_{\text{refresh}(\text{ESICOM})} = 32768  \text{Hz} \end{split}$ | 2.2 V, 3 V      |                               | 3                    |                             | ms   |
| ESICOM)                      |  | $AV_{CC} = AV_{CC} + 100 \text{ mV},$<br>$f_{refresh(ESICOM)} = 32768 \text{ Hz}$  | 2.2 V, 3 V      |                               | 3                    |                             |      |

<sup>(1)</sup> The control bit ESIVCC2 was renamed to ESIVMIDEN to avoid confusion with supply pin naming.

after t<sub>Hold</sub>, the sampled voltage may be any other value.

The control bit ESIVSS was renamed to ESISHTSM to avoid confusion with supply pin naming.

Table 4-39 lists the characteristics of the ESI DAC.

### Table 4-39. Extended Scan Interface, 12-Bit DAC

over operating junction temperature range (unless otherwise noted)

|                              | PARAMETER   | TEST CONDITIONS   | V <sub>CC</sub> | MIN | TYP | MAX  | UNIT |
|------------------------------|---|---|-----------------|-----|-----|------|------|
| V <sub>CC</sub>              | ESI DAC supply voltage                                  | ESIDVCC = AVCC = DVCC<br>(connected together),<br>ESIDVSS = AVSS = DVSS<br>(connected together) |                 | 2.2 |     | 3.6  | V    |
|                              | ESI 12-bit DAC operating supply                         |   | 2.2 V           |     | 10  | 27   |      |
| Icc                          | current into AVCC terminal (1)                          |   | 3 V             |     | 14  | 35   | μA   |
|                              | Resolution  |   |                 |     | 12  |      | bit  |
| INL                          | Integral nonlinearity                                   | $R_L$ = 1000 M $\Omega$ , $C_L$ = 20 pF<br>With autozeroing                                     | 2.2 V, 3 V      | -10 | ±2  | +10  | LSB  |
| DAII                         | Differential nonlinearity                               | $R_L = 1000 \text{ M}\Omega$ , $C_L = 20 \text{ pF}$ , Without autozeroing                      | 2.2 V, 3 V      | -10 |     | +10  | LSB  |
| DNL                          |   | $R_L$ = 1000 M $\Omega$ , $C_L$ = 20 pF, With autozeroing                                       | 2.2 V, 3 V      | -10 |     | +10  | LSB  |
| Eos                          | Offset error  | With autozeroing  | 2.2 V, 3 V      |     | 0   |      | V    |
| E <sub>G</sub>               | Gain error  | With autozeroing  | 2.2 V, 3 V      |     |     | 0.6% |      |
| t <sub>on(ESIDAC)</sub>      | On time after AV <sub>CC</sub> of ESIDAC is switched on | V <sub>+ESICA</sub> - V <sub>ESIDAC</sub> = ±6 mV   | 2.2 V, 3 V      |     | 2   |      | μs   |
|                              | Settling time   | ESIDAC code = 0h → A0h  | 2.2 V, 3 V      |     | 2   |      |      |
| t <sub>Settle</sub> (ESIDAC) |   | ESIDAC code = A0h → 0h  | 2.2 V, 3 V      |     | 2   |      | μs   |

<sup>(1)</sup> This parameter covers one ESI 12-bit DAC, either ESI AFE1 12-bit DAC or ESI AFE2 12-bit DAC.

Table 4-40 lists the characteristics of the ESI comparator.

# Table 4-40. Extended Scan Interface, Comparator

|                            | PARAMETER   | TEST CONDITIONS   | V <sub>CC</sub> | MIN  | TYP | MAX               | UNIT  |
|----------------------------|---|---|-----------------|------|-----|-------------------|-------|
| V <sub>CC</sub>            | ESI comparator supply voltage   | ESIDVCC = AVCC = DVCC<br>(connected together),<br>ESIDVSS = AVSS = DVSS<br>(connected together)   |                 | 2.2  |     | 3.6               | V     |
| Icc                        | ESI comparator operating supply current into AVCC terminal <sup>(1)</sup> |   | 2.2 V, 3 V      |      | 25  | 42                | μΑ    |
| V <sub>IC</sub>            | Common-mode input voltage range <sup>(2)</sup>                            |   | 2.2 V, 3 V      | 0    |     | V <sub>CC</sub> – | V     |
| V <sub>Offset</sub>        | Input offset voltage  | After autozeroing   | 2.2 V, 3 V      | -1.5 |     | 1.5               | mV    |
| -D./ /-IT                  | Temperature coefficient of V <sub>Offset</sub>                            | Without autozeroing   | 2.2 V, 3 V      |      | 40  |                   |       |
| dV <sub>Offset</sub> /dT   |   | After autozeroing   |                 |      | 2   |                   | μV/°C |
| -1) / /-1) /               | V <sub>Offset</sub> supply voltage (V <sub>CC</sub> )                     | Without autozeroing   |                 |      | 0.3 |                   | \//\/ |
| $dV_{Offset}/dV_{CC}$      | sensitivity (4)   | After autozeroing   |                 |      | 0.2 |                   | mV/V  |
| V <sub>hys</sub>           | Input voltage hysteresis  | V+ terminal = V- terminal = $0.5 \times V_{CC}$   | 2.2 V, 3 V      |      | 0.5 |                   | LSB   |
| t <sub>on(ESICA)</sub>     | On time after ESICA is switched on  | $V_{+ESICA} - V_{ESIDAC} = +6 \text{ mV},$<br>$V_{+ESICA} = 0.5 \times \text{AV}_{CC}$  | 2.2 V, 3 V      |      | 2.0 |                   | μs    |
| t <sub>Settle(ESICA)</sub> | Settle time   | $\begin{array}{c} V_{+ESICA} - V_{ESIDAC} = -12 \text{ mV} \rightarrow 6 \text{ mV}, \\ V_{+ESICA} = 0.5 \times \text{AV}_{CC} \end{array}$ | 2.2 V, 3 V      |      | 3.0 |                   | μs    |
| t <sub>autozero</sub>      | Autozeroing time of comparator  | V <sub>input</sub> = V <sub>CC</sub> / 2,<br> V <sub>offset</sub>   < 1 mV  | 2.2 V, 3 V      |      | 3.0 |                   | μs    |

This parameter covers one single ESI comparator; either ESI AFE1 comparator or ESI AFE2 comparator.

<sup>(2)</sup> The comparator output is reliable when at least one of the input signals is within the common-mode input voltage range.

Calculated using the box method: (MAX(-55°C to 95°C) - MIN(-55°C to 95°C)) / MIN(-55°C to 95°C) / (95°C - (-55°C))

Calculated using the box method: ABS((Voffset\_Vcc\_max - Voffset\_Vcc\_min)/(Vcc\_max - Vcc\_min))



Table 4-41 lists the characteristics of the ESI oscillator and clock.

# Table 4-41. Extended Scan Interface, ESICLK Oscillator and TSM Clock Signals

|                                       | PARAMETER  | TEST CONDITIONS   | V <sub>CC</sub> | MIN  | TYP   | MAX | UNIT |
|---------------------------------------|--|---|-----------------|------|-------|-----|------|
| V <sub>CC</sub>                       | ESI oscillator supply voltage                        | ESIDVCC = AVCC = DVCC<br>(connected together),<br>ESIDVSS = AVSS = DVSS (connected<br>together) |                 | 2.2  |       | 3.6 | V    |
|                                       | ESI oscillator operating supply                      | f <sub>ESIOSC</sub> = 4.8 MHz, ESIDIV1x = 00b,  | 2.2 V           |      | 45    |     |      |
| ICC                                   | current  | ESICLKGON = 1, ESIEN = 1, no TSM sequence running   | 3 V             |      | 50    |     | μΑ   |
| f <sub>ESIOSC_min</sub>               | ESI oscillator at minimum setting                    | T <sub>J</sub> = 30°C, ESICLKFQ = 000000  |                 |      | 2.3   |     | MHz  |
| f <sub>ESIOSC_max</sub>               | ESI oscillator at maximum setting                    | T <sub>J</sub> = 30°C, ESICLKFQ = 111111  |                 |      | 7.9   |     | MHz  |
| $t_{on(ESIOSC)}$                      | Start-up time including synchronization cycles       | f <sub>ESIOSC</sub> = 4.8 MHz   | 2.2 V, 3 V      |      | 400   |     | ns   |
| f <sub>ESIOSC</sub> /dT               | ESIOSC frequency temperature drift <sup>(1)</sup>    | f <sub>ESIOSC</sub> = 4.8 MHz   | 2.2 V, 3 V      |      | 0.15  |     | %/°C |
| f <sub>ESIOSC</sub> /dV <sub>CC</sub> | ESIOSC frequency supply voltage drift <sup>(2)</sup> | f <sub>ESIOSC</sub> = 4.8 MHz   | 2.2 V, 3 V      |      | 2     |     | %/V  |
| f <sub>ESILFCLK</sub>                 | TSM low-frequency state clock                        |   |                 | 3    | 2.768 | 50  | kHz  |
| f <sub>ESIHFCLK</sub>                 | TSM high-frequency state clock                       |   |                 | 0.25 |       | 8   | MHz  |

<sup>(1)</sup> Calculated using the box method: (MAX(-55°C to 95°C) - MIN(-55°C to 95°C)) / MIN(-55°C to 95°C) / (95°C - (-55°C))

<sup>(2)</sup> Calculated using the box method: (MAX(2.2 V to 3.6 V) - MIN(2.2 V to 3.6 V)) / MIN(2.2 V to 3.6 V) / (3.6 V - 2.2 V)



### 4.13.5.9 FRAM Controller

Table 4-42 lists the characteristics of the FRAM.

### Table 4-42. FRAM

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                        | PARAMETER                  | TEST CONDITIONS     | MIN              | TYP MAX                                | UNIT   |
|------------------------|----------------------------|---------------------|------------------|--|--------|
|                        | Read and write endurance   |                     | 10 <sup>15</sup> |  | cycles |
|                        |                            | $T_J = 25^{\circ}C$ | 100              |  |        |
| t <sub>Retention</sub> | Data retention duration    | $T_J = 70^{\circ}C$ | 40               |  | years  |
|                        |                            | $T_J = 95^{\circ}C$ | 10               |  |        |
| I <sub>WRITE</sub>     | Current to write into FRAM |                     |                  | I <sub>READ</sub> <sup>(1)</sup>       | nA     |
| I <sub>ERASE</sub>     | Erase current              |                     |                  | n/a <sup>(2)</sup>                     | nA     |
| t <sub>WRITE</sub>     | Write time                 |                     |                  | t <sub>READ</sub> (3)                  | ns     |
|                        | Dood time                  | NWAITSx = 0         |                  | 1 / f <sub>SYSTEM</sub> (4)            |        |
| t <sub>READ</sub>      | Read time                  | NWAITSx = 1         |                  | 2 / f <sub>SYSTEM</sub> <sup>(4)</sup> | ns     |

Writing to FRAM does not require a setup sequence or additional power when compared to reading from FRAM. The FRAM read current I<sub>READ</sub> is included in the active mode current consumption numbers I<sub>AM,FRAM</sub>.

### 4.13.6 Emulation and Debug

Table 4-43 lists the characteristics of the JTAG and Spy-Bi-Wire interface.

### Table 4-43. JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating junction temperature (unless otherwise noted)

|                                 | PARAMETER   | TEST<br>CONDITIONS | MIN  | TYP | MAX | UNIT |
|---------------------------------|---|--------------------|------|-----|-----|------|
| $I_{JTAG}$                      | Supply current adder when JTAG active (but not clocked)   | 2.2 V, 3.0 V       |      | 40  | 100 | μΑ   |
| f <sub>SBW</sub>                | Spy-Bi-Wire input frequency   | 2.2 V, 3.0 V       | 0    |     | 10  | MHz  |
| t <sub>SBW,Low</sub>            | Spy-Bi-Wire low clock pulse duration  | 2.2 V, 3.0 V       | 0.04 |     | 15  | μS   |
| t <sub>SBW, En</sub>            | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) <sup>(1)</sup>                                    | 2.2 V, 3.0 V       |      |     | 110 | μS   |
| t <sub>SBW,Rst</sub>            | Spy-Bi-Wire return to normal operation time   |                    | 15   |     | 100 | μS   |
| ,                               | TOK : (   | 2.2 V              | 0    |     | 16  | MHz  |
| f <sub>TCK</sub>                | TCK input frequency, 4-wire JTAG <sup>(2)</sup>   | 3.0 V              | 0    |     | 16  | MHz  |
| R <sub>internal</sub>           | Internal pulldown resistance on TEST  | 2.2 V, 3.0 V       | 20   | 35  | 50  | kΩ   |
| f <sub>TCLK</sub>               | TCLK/MCLK frequency during JTAG access, no FRAM access (limited by f <sub>SYSTEM</sub> )                                |                    |      |     | 16  | MHz  |
| t <sub>TCLK,Low/High</sub>      | TCLK low or high clock pulse duration, no FRAM access   |                    |      |     | 25  | ns   |
| f <sub>TCLK,FRAM</sub>          | TCLK/MCLK frequency during JTAG access, including FRAM access (limited by f <sub>SYSTEM</sub> with no FRAM wait states) |                    |      |     | 4   | MHz  |
| t <sub>TCLK,FRAM,Low/High</sub> | TCLK low or high clock pulse duration, including FRAM accesses  |                    |      |     | 100 | ns   |

Tools that access the Spy-Bi-Wire and BSL interfaces must wait for the t<sub>SBW,En</sub> time after the first transition of the TEST/SBWTCK pin (low to high), before the second transition of the pin (high to low) during the entry sequence.

56

FRAM does not require a special erase sequence.

Writing into FRAM is as fast as reading.

The maximum read (and write) speed is specified by f<sub>SYSTEM</sub> using the appropriate wait state settings (NWAITSx).

f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

### 5 Detailed Description

### 5.1 Overview

The TI MSP430FR5989-EP families of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals. The architecture, combined with seven low-power modes, is optimized to achieve extended battery life for example in flow metering applications. The devices features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency.

The MSP430FR5989-EP device is a microcontroller configuration with an extended scan interface (ESI) for background water, heat and gas volume metering together with up to five 16-bit timers, a comparator, eUSCIs that support UART, SPI, and I<sup>2</sup>C, a hardware multiplier, an AES accelerator, DMA, an RTC module with alarm capabilities, up to 83 I/O pins, and a high-performance 12-bit ADC.

### 5.2 CPU

The MSP430FR5989-EP CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses. Peripherals can be managed with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

# **NSTRUMENTS**

#### 5.3 **Operating Modes**

The MSP430FR5989-EP devices have one active mode and seven software selectable low-power modes of operation (see Table 5-1). An interrupt event can wake up the device from a low-power mode (LPM0 to LPM4), service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

**Table 5-1. Operating Modes** 

| MODE                                       | А                  | М                                       | LPM0   | LPM1   | LPM2                                 | LPM3                                 | LPM4                                 | LPM3.5              | LPM4.5               |                         |
|--|--------------------|---|--|--|--------------------------------------|--------------------------------------|--------------------------------------|---------------------|----------------------|-------------------------|
|  | ACTIVE             | ACTIVE,<br>FRAM OFF                     | CPU OFF (2)                                    | CPU OFF  | STANDBY                              | STANDBY                              | OFF                                  | RTC ONLY            | SHUTDOWN<br>WITH SVS | SHUTDOWN<br>WITHOUT SVS |
| Maximum system clock                       | 16 N               | ИНz                                     | 16 MHz   | 16 MHz   | 50 kHz                               | 50 kHz                               | 0 (3)                                | 50 kHz              | 0                    | (3)                     |
| Typical current consumption, $T_J = 25$ °C | 103 μA/MHz         | 65 μA/MHz                               | 75 µA at 1 MHz                                 | 40 μA at 1 MHz                                 | 0.9 μΑ                               | 0.4 μΑ                               | 0.3 μΑ                               | 0.35 μΑ             | 0.2 μΑ               | 0.02 μΑ                 |
| Typical wake-up time                       | N.                 | /A                                      | instant.                                       | 6 µs   | 6 µs                                 | 7 µs                                 | 7 µs                                 | 250 µs              | 250 µs               | 1000 µs                 |
| Wake-up events                             | N                  | /A                                      | all  | all  | LF<br>I/O<br>Comp                    | LF<br>I/O<br>Comp                    | I/O<br>Comp                          | RTC<br>I/O          | 1/                   | 0                       |
| CPU  | 0                  | n                                       | off  | off  | off                                  | off                                  | off                                  | reset               | reset                |                         |
| FRAM                                       | on                 | off <sup>(1)</sup>                      | standby (or off (1))                           | off  | off                                  | off                                  | off                                  | off                 | off                  |                         |
| High-frequency peripherals (4)             | avail              | lable                                   | available                                      | available                                      | off                                  | off                                  | off                                  | reset               | reset                |                         |
| Low-frequency peripherals (4)              | avail              | lable                                   | available                                      | available                                      | available                            | available (5)                        | off                                  | RTC                 | re                   | set                     |
| Unclocked peripherals <sup>(4)</sup>       | avail              | lable                                   | available                                      | available                                      | available                            | available (5)                        | available (5)                        | reset               | re                   | set                     |
| MCLK                                       | <b>o</b><br>(16MF  | n<br>Hz <sub>MAX</sub> )                | off  | off  | off                                  | off                                  | off                                  | off                 | C                    | ff                      |
| SMCLK                                      | opt<br>(16MF       | . <sup>(6)</sup><br>Hz <sub>MAX</sub> ) | opt. <sup>(6)</sup><br>(16MHz <sub>MAX</sub> ) | opt. <sup>(6)</sup><br>(16MHz <sub>MAX</sub> ) | off                                  | off                                  | off                                  | off                 | C                    | ff                      |
| ACLK                                       | <b>o</b><br>(50 kH | n<br>Hz <sub>MAX</sub> )                | on<br>(50 kHz <sub>MAX</sub> )                 | on<br>(50 kHz <sub>MAX</sub> )                 | on<br>(50 kHz <sub>MAX</sub> )       | on<br>(50 kHz <sub>MAX</sub> )       | off                                  | off                 | C                    | ff                      |
| External clock                             | optio<br>(16MF     | onal<br>Hz <sub>MAX</sub> )             | optional<br>(16MHz <sub>MAX</sub> )            | optional<br>(16MHz <sub>MAX</sub> )            | optional<br>(50 kHz <sub>MAX</sub> ) | optional<br>(50 kHz <sub>MAX</sub> ) | optional<br>(50 kHz <sub>MAX</sub> ) | off                 | C                    | ff                      |
| Full retention                             | ує                 | es                                      | yes  | yes  | yes                                  | yes <sup>(7)</sup>                   | yes <sup>(7)</sup>                   | no                  | n                    | 0                       |
| SVS  | alw                | ays                                     | always   | always   | opt. <sup>(8)</sup>                  | opt. <sup>(8)</sup>                  | opt. <sup>(8)</sup>                  | opt. <sup>(8)</sup> | on <sup>(9)</sup>    | off <sup>(10)</sup>     |
| Brownout                                   | alw                | ays                                     | always   | always   | always                               | always                               | always                               | always              | alw                  | ays                     |

FRAM disabled in FRAM controller

Submit Documentation Feedback Product Folder Links: MSP430FR5989-EP

Disabling the FRAM through the FRAM controller decreases the LPM current consumption, but the wake-up time can increase. If the wake-up is for FRAM access (for example, to fetch an interrupt vector), wake-up time is increased. If the wake-up is for an operation other than FRAM access (for example, DMA transfer to RAM), wake-up time is not increased.

See Table 5-2 for a detailed description of peripherals in high-frequency, low-frequency, or unclocked state.

See Section 5.3.1, which describes the use of peripherals in LPM3 and LPM4.

Controlled by SMCLKOFF

Using the RAM controller, the RAM can be completely powered down to save leakage; however, all data are lost.

Activated SVS (SVSHE = 1) results in higher current consumption. SVS is not included in typical current consumption.

SVSHE = 1

<sup>(10)</sup> SVSHE = 0



### 5.3.1 Peripherals in Low-Power Modes

Peripherals can be in different states that impact the achievable power modes of the device. The states depend on the operational modes of the peripherals. The states are:

- A peripheral is in a high-frequency state if it requires or uses a clock with a "high" frequency of more than 50 kHz.
- A peripheral is in a low-frequency state if it requires or uses a clock with a "low" frequency of 50 kHz or less
- A peripheral is in an *unclocked state* if it does not require or use an internal clock.

If the CPU requests a power mode that does not support the current state of all active peripherals, the device does not enter the requested power mode and instead enters a power mode that still supports the current state of the peripherals, unless an external clock is used. If an external clock is used, the application must ensure that the correct frequency range for the requested power mode is selected.

**Table 5-2. Peripheral States** 

| PERIPHERAL                               | IN HIGH-FREQUENCY STATE(1)                            | IN LOW-FREQUENCY STATE <sup>(2)</sup>                 | IN UNCLOCKED STATE <sup>(3)</sup>                                |
|--|---|---|--|
| WDT                                      | Clocked by SMCLK                                      | Clocked by ACLK                                       | Not applicable   |
| DMA <sup>(4)</sup>                       | Not applicable  | Not applicable  | Waiting for a trigger  |
| RTC_C                                    | Not applicable  | Clocked by LFXT                                       | Not applicable   |
| LCD_C                                    | Not applicable  | Clocked by ACLK or VLOCLK                             | Not applicable   |
| Timer_A TAx                              | Clocked by SMCLK or clocked by external clock >50 kHz | Clocked by ACLK or clocked by external clock ≤50 kHz. | Clocked by external clock ≤50 kHz.                               |
| Timer_B TBx                              | Clocked by SMCLK or clocked by external clock >50 kHz | Clocked by ACLK or clocked by external clock ≤50 kHz  | Clocked by external clock ≤50 kHz                                |
| eUSCI_Ax in UART mode                    | Clocked by SMCLK                                      | Clocked by ACLK                                       | Waiting for first edge of START bit                              |
| eUSCI_Ax in SPI master mode              | Clocked by SMCLK                                      | Clocked by ACLK                                       | Not applicable   |
| eUSCI_Ax in SPI slave mode               | Clocked by external clock >50 kHz                     | Clocked by external clock ≤50 kHz                     | Clocked by external clock ≤50 kHz                                |
| eUSCI_Bx in I <sup>2</sup> C master mode | Clocked by SMCLK or clocked by external clock >50 kHz | Clocked by ACLK or clocked by external clock ≤50 kHz  | Not applicable   |
| eUSCI_Bx in I <sup>2</sup> C slave mode  | Clocked by external clock >50 kHz                     | Clocked by external clock ≤50 kHz                     | Waiting for START condition or clocked by external clock ≤50 kHz |
| eUSCI_Bx in SPI master mode              | Clocked by SMCLK                                      | Clocked by ACLK                                       | Not applicable   |
| eUSCI_Bx in SPI slave mode               | Clocked by external clock >50 kHz                     | Clocked by external clock ≤50 kHz                     | Clocked by external clock ≤50 kHz                                |
| ESI                                      | Clocked by SMCLK                                      | Clocked by ACLK or ESIOSC                             | Not applicable   |
| ADC12_B                                  | Clocked by SMCLK or by MODOSC                         | Clocked by ACLK                                       | Waiting for a trigger  |
| REF_A                                    | Not applicable  | Not applicable  | Always   |
| COMP_E                                   | Not applicable  | Not applicable  | Always   |
| CRC <sup>(5)</sup>                       | Not applicable  | Not applicable  | Not applicable   |
| MPY <sup>(5)</sup>                       | Not applicable  | Not applicable  | Not applicable   |
| AES <sup>(5)</sup>                       | Not applicable  | Not applicable  | Not applicable   |

- (1) Peripherals are in a state that requires or uses a clock with a "high" frequency of more than 50 kHz.
- (2) Peripherals are in a state that requires or uses a clock with a "low" frequency of 50 kHz or less.
- (3) Peripherals are in a state that does not require or does not use an internal clock.
- (4) The DMA always transfers data in active mode but can wait for a trigger in any low-power mode. A DMA trigger during a low-power mode will cause a temporary transition into active mode for the time of the transfer.
- (5) Operates only during active mode and will delay the transition into a low-power mode until its operation is completed.

# TEXAS INSTRUMENTS

### 5.3.1.1 Idle Currents of Peripherals in LPM3 and LPM4

Most peripherals can be activated to be operational in LPM3 if clocked by ACLK. Some modules are even operational in LPM4 because they do not require a clock to operate (for example, the comparator). Activating a peripheral in LPM3 or LPM4 increases the current consumption due to its active supply current contribution but also due to an additional idle current. To limit the idle current adder certain peripherals are group together. To achieve optimal current consumption try to use modules within one group and to limit the number of groups with active modules. Table 5-3 lists the group for each peripheral. Modules not listed in this table are either already included in the standard LPM3 current consumption specifications or cannot be used in LPM3 or LPM4.

The idle current adder is very small at room temperature (25°C) but increases at high temperatures (95°C). See the  $I_{IDLF}$  parameters in Section 4.7 for details.

**Table 5-3. Peripheral Groups** 

| GROUP A    | GROUP B                       | GROUP C   | GROUP D   |
|------------|-------------------------------|-----------|-----------|
| Timer TA0  | Timer TA1                     | Timer TA2 | Timer TA3 |
| Comparator | Extended Scan Interface (ESI) | Timer B0  | LCD_C     |
| ADC12_B    |                               | eUSCI_A0  | eUSCI_A1  |
| REF_A      |                               | eUSCI_B0  |           |
|            |                               | eUSCI_B1  |           |



SLASEC9 - APRIL 2017

#### 5.4 Interrupt Vector Table and Signatures

The interrupt vectors, the power-up start address and signatures are in the address range 0FFFFh to 0FF80h. Figure 5-1 summarizes the content of this address range.




Figure 5-1. Interrupt Vectors, Signatures, and Passwords

The power-up start address or reset vector is located at 0FFFFh to 0FFFEh. It contains the 16-bit address pointing to the start address of the application program.

The interrupt vectors start at 0FFFDh and extend to lower addresses. Each vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence. Table 5-4 shows the device-specific interrupt vector locations.

The vectors programmed into the address range from 0FFFFh to 0FFE0h are used as the BSL password (if enabled by the corresponding signature).

The signatures are located at 0FF80h and extend to higher addresses. Signatures are evaluated during device start-up. Table 5-5 shows the device-specific signature locations.

A JTAG password can be programmed starting at address 0FF88h and extending to higher addresses. The password can extend into the interrupt vector locations using the interrupt vector addresses as additional bits for the password. The length of the JTAG password depends on the JTAG signature.

See the System Resets, Interrupts, and Operating Modes, System Control Module (SYS) chapter in the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide for details.



# Table 5-4. Interrupt Sources, Flags, and Vectors

| INTERRUPT SOURCE   | INTERRUPT FLAG  | SYSTEM<br>INTERRUPT | WORD<br>ADDRESS | PRIORITY |
|--|---|---------------------|-----------------|----------|
| System Reset Power up, Brownout, Supply Supervisor External Reset RST Watchdog time-out (watchdog mode) WDT, FRCTL MPU, CS, PMM password violation FRAM uncorrectable bit error detection MPU segment violation FRAM access time error Software POR, BOR | SVSHIFG PMMRSTIFG WDTIFG WDTIFG WDTPW, FRCTLPW, MPUPW, CSPW, PMMPW UBDIFG MPUSEGIIFG, MPUSEG2IFG, MPUSEG3IFG ACCTEIFG PMMPORIFG, PMMBORIFG (SYSRSTIV) (1) (2)   | Reset               | OFFFEh          | Highest  |
| System NMI Vacant memory access JTAG mailbox FRAM bit error detection MPU segment violation  | VMAIFG JMBINIFG, JMBOUTIFG CBDIFG, UBDIFG MPUSEGIIFG, MPUSEG2IFG, MPUSEG3IFG (SYSSNIV) (1) (3)  | (Non)maskable       | 0FFFCh          |          |
| <b>User NMI</b><br>External NMI<br>Oscillator fault  | NMIIFG, OFIFG<br>(SYSUNIV) <sup>(1)</sup> <sup>(3)</sup>  | (Non)maskable       | 0FFFAh          |          |
| Comparator_E   | Comparator_E interrupt flags<br>(CEIV) <sup>(1)</sup>   | Maskable            | 0FFF8h          |          |
| Timer_B TB0  | TB0CCR0.CCIFG   | Maskable            | 0FFF6h          |          |
| Timer_B TB0  | TB0CCR1.CCIFG to TB0CCR6.CCIFG,<br>TB0CTL.TBIFG<br>(TB0IV) <sup>(1)</sup>   | Maskable            | 0FFF4h          |          |
| Watchdog timer (interval timer mode)   | WDTIFG  | Maskable            | 0FFF2h          |          |
| Extended Scan IF   | ESIIFG0 to ESIIFG8<br>(ESIIV) <sup>(1)</sup>  | Maskable            | 0FFF0h          |          |
| eUSCI_A0 receive or transmit   | UCA0IFG: UCRXIFG, UCTXIFG (SPI mode) UCA0IFG:UCSTTIFG, UCTXCPTIFG, UCRXIFG, UCTXIFG (UART mode) (UCA0IV) <sup>(1)</sup>   | Maskable            | 0FFEEh          |          |
| eUSCI_B0 receive or transmit   | UCB0IFG: UCRXIFG, UCTXIFG (SPI mode) UCB0IFG: UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG (I <sup>2</sup> C mode) (UCB0IV) <sup>(1)</sup> | Maskable            | 0FFECh          |          |
| ADC12_B  | ADC12IFG0 to ADC12IFG31<br>ADC12LOIFG, ADC12INIFG, ADC12HIIFG,<br>ADC12RDYIFG, ADC12OVIFG, ADC12TOVIFG<br>(ADC12IV) (1)   | Maskable            | 0FFEAh          |          |
| Timer_A TA0  | TA0CCR0.CCIFG   | Maskable            | 0FFE8h          |          |
| Timer_A TA0  | TA0CCR1.CCIFG to TA0CCR2.CCIFG,<br>TA0CTL.TAIFG<br>(TA0IV) <sup>(1)</sup>   | Maskable            | 0FFE6h          |          |
| eUSCI_A1 receive or transmit   | UCA1IFG:UCRXIFG, UCTXIFG (SPI mode) UCA1IFG:UCSTTIFG, UCTXCPTIFG, UCRXIFG, UCTXIFG (UART mode) (UCA1IV) <sup>(1)</sup>  | Maskable            | 0FFE4h          |          |

<sup>(1)</sup> Multiple source flags

<sup>(2)</sup> A reset is generated if the CPU tries to fetch instructions from within peripheral space

<sup>(3) (</sup>Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

TRUMENTS

SLASEC9 - APRIL 2017

Table 5-4. Interrupt Sources, Flags, and Vectors (continued)

| INTERRUPT SOURCE                    | INTERRUPT FLAG  | SYSTEM<br>INTERRUPT | WORD<br>ADDRESS | PRIORITY |
|-------------------------------------|---|---------------------|-----------------|----------|
| eUSCI_B1 receive or transmit)       | UCB1IFG: UCRXIFG, UCTXIFG (SPI mode) UCB1IFG: UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG (I <sup>2</sup> C mode) (UCB1IV) <sup>(1)</sup> | Maskable            | 0FFE2h          |          |
| DMA                                 | DMA0CTL.DMAIFG, DMA1CTL.DMAIFG,<br>DMA2CTL.DMAIFG<br>(DMAIV) <sup>(1)</sup>   | Maskable            | 0FFE0h          |          |
| Timer_A TA1                         | TA1CCR0.CCIFG   | Maskable            | 0FFDEh          |          |
| Timer_A TA1                         | TA1CCR1.CCIFG to TA1CCR2.CCIFG,<br>TA1CTL.TAIFG<br>(TA1IV) <sup>(1)</sup>   | Maskable            | 0FFDCh          |          |
| I/O Port P1                         | P1IFG.0 to P1IFG.7<br>(P1IV) <sup>(1)</sup>   | Maskable            | 0FFDAh          |          |
| Timer_A TA2                         | TA2CCR0.CCIFG   | Maskable            | 0FFD8h          |          |
| Timer_A TA2                         | TA2CCR1.CCIFG<br>TA2CTL.TAIFG<br>(TA2IV) <sup>(1)</sup>   | Maskable            | 0FFD6h          |          |
| I/O Port P2                         | P2IFG.0 to P2IFG.7<br>(P2IV) <sup>(1)</sup>   | Maskable            | 0FFD4h          |          |
| Timer_A TA3                         | TA3CCR0.CCIFG   | Maskable            | 0FFD2h          |          |
| Timer_A TA3                         | TA3CCR1.CCIFG<br>TA3CTL.TAIFG<br>(TA3IV) <sup>(1)</sup>   | Maskable            | 0FFD0h          |          |
| I/O Port P3                         | P3IFG.0 to P3IFG.7<br>(P3IV) <sup>(1)</sup>   | Maskable            | 0FFCEh          |          |
| I/O Port P4                         | P4IFG.0 to P4IFG.7<br>(P4IV) <sup>(1)</sup>   | Maskable            | 0FFCCh          |          |
| LCD_C<br>(Reserved on MSP430FR5xxx) | LCD_C interrupt flags (LCDCIV) (1)  | Maskable            | 0FFCAh          |          |
| RTC_C                               | RTCRDYIFG, RTCTEVIFG, RTCAIFG,<br>RT0PSIFG, RT1PSIFG, RTCOFIFG<br>(RTCIV) (1)   | Maskable            | 0FFC8h          |          |
| AES                                 | AESRDYIFG   | Maskable            | 0FFC6h          | Lowest   |

Table 5-5. Signatures

| SIGNATURE                       | WORD ADDRESS |
|---------------------------------|--------------|
| IP Encapsulation Signature2     | 0FF8Ah       |
| IP Encapsulation Signature1 (1) | 0FF88h       |
| BSL Signature2                  | 0FF86h       |
| BSL Signature1                  | 0FF84h       |
| JTAG Signature2                 | 0FF82h       |
| JTAG Signature1                 | 0FF80h       |

<sup>(1)</sup> Must not contain 0AAAAh if used as JTAG password and IP encapsulation functionality is not desired.

### 5.5 Bootloader (BSL)

The BSL enables programming of the FRAM or RAM using a UART serial interface (FRxxxx devices) or an I<sup>2</sup>C interface (FRxxxx1 devices). Access to the device memory through the BSL is protected by an user-defined password. Table 5-6 lists the BSL pin requirements. BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For complete description of the features of the BSL and its implementation, see *MSP430 Programming With the Bootloader (BSL)*.

**DEVICE SIGNAL BSL FUNCTION** RST/NMI/SBWTDIO Entry sequence signal TEST/SBWTCK Entry sequence signal Devices with UART BSL (FRxxxx): Data transmit P2.0 Devices with UART BSL (FRxxxx): Data receive P2.1 P1.6 Devices with I2C BSL (FRxxxx1): Data P1.7 Devices with I2C BSL (FRxxxx1): Clock VCC Power supply VSS Ground supply

Table 5-6. BSL Pin Requirements and Functions

### 5.6 JTAG Operation

### 5.6.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface, which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/Os. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO signal is required to interface with MSP430 development tools and device programmers. Table 5-7 lists the JTAG pin requirements. For details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide. For details on the JTAG implementation in MSP MCUs, see MSP430 Programming With the JTAG Interface.

| DEVICE SIGNAL   | DIRECTION | FUNCTION                    |
|-----------------|-----------|-----------------------------|
| PJ.3/TCK        | IN        | JTAG clock input            |
| PJ.2/TMS        | IN        | JTAG state control          |
| PJ.1/TDI/TCLK   | IN        | JTAG data input, TCLK input |
| PJ.0/TDO        | OUT       | JTAG data output            |
| TEST/SBWTCK     | IN        | Enable JTAG pins            |
| RST/NMI/SBWTDIO | IN        | External reset              |
| VCC             |           | Power supply                |
| VSS             |           | Ground supply               |

Table 5-7. JTAG Pin Requirements and Functions

### 5.6.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. Table 5-8 lists the Spy-Bi-Wire interface pin requirements. For details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide. For details on the SBW implementation in MSP MCUs, see MSP430 Programming With the JTAG Interface.



Table 5-8. Spy-Bi-Wire Pin Requirements and Functions

| DEVICE SIGNAL   | DIRECTION | FUNCTION                      |
|-----------------|-----------|-------------------------------|
| TEST/SBWTCK     | IN        | Spy-Bi-Wire clock input       |
| RST/NMI/SBWTDIO | IN, OUT   | Spy-Bi-Wire data input/output |
| VCC             |           | Power supply                  |
| VSS             |           | Ground supply                 |

### 5.7 FRAM

The FRAM can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in system by the CPU. Features of the FRAM include:

- Ultra-low-power ultra-fast-write nonvolatile memory
- Byte and word access capability
- Programmable wait state generation
- Error correction coding (ECC)

### NOTE

#### **Wait States**

For MCLK frequencies > 8 MHz, wait states must be configured following the flow described in the "FRAM Controller (FRCTRL)" chapter, section "Wait State Control" of the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide.

For important software design information regarding FRAM including but not limited to partitioning the memory layout according to application-specific code, constant, and data space requirements, the use of FRAM to optimize application energy consumption, and the use of the memory protection unit (MPU) to maximize application robustness by protecting the program code against unintended write accesses, see MSP430<sup>TM</sup> FRAM Technology – How To and Best Practices.

### 5.8 RAM

The RAM is made up of one sector. The sector can be completely powered down in LPM3 and LPM4 to save leakage; however, all data is lost during shutdown.

### 5.9 Tiny RAM

The Tiny RAM can be used to hold data or a very small stack if the complete RAM is powered down in LPM3 and LPM4.

### 5.10 Memory Protection Unit Including IP Encapsulation

The FRAM can be protected from inadvertent CPU execution, read or write access by the MPU. Features of the MPU include:

- IP Encapsulation with programmable boundaries (prevents reads from "outside" like JTAG or non-IP software) in steps of 1KB.
- Main memory partitioning programmable up to three segments in steps of 1KB.
- The access rights of each segment (main and information memory) can be individually selected.
- Access violation flags with interrupt capability for easy servicing of access violations.

# TEXAS INSTRUMENTS

### 5.11 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be managed using all instructions. For complete module descriptions, see the MSP430FR58xx, MSP430FR68xx, MSP430FR69xx Family User's Guide.

### 5.11.1 Digital I/O

Up to eleven 8-bit I/O ports are implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt and LPM3.5 and LPM4.5 wake-up input capability is available for all pins of ports P1, P2, P3, and P4.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.
- Capacitive touch functionality is supported on all pins of ports P1 to P10 and PJ.
- · No cross-currents during start-up

### NOTE

### Configuration of Digital I/Os After BOR Reset

To prevent any cross-currents during start-up of the device all port pins are high-impedance with Schmitt triggers and their module functions disabled. To enable the I/O functionality after a BOR reset the ports must be configured first and then the LOCKLPM5 bit must be cleared. For details, see the *Configuration After Reset* section of the *Digital I/O* chapter in the MSP430FR58xx, MSP430FR59xx, MSP430FR69xx Family User's Guide.

### 5.11.2 Oscillator and Clock System (CS)

The clock system includes support for a 32-kHz watch crystal oscillator XT1 (LF), an internal very-low-power low-frequency oscillator (VLO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator XT2 (HF). The clock system module is designed to meet the requirements of both low system cost and low power consumption. A fail-safe mechanism exists for all crystal sources. The clock system module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external low frequency (<50 kHz) clock source.</li>
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced from a high-frequency crystal (HFXT2), the internal digitally controlled oscillator DCO, a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external clock source.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to MCLK.

### 5.11.3 Power-Management Module (PMM)

The primary functions of the PMM are:

- Supply regulated voltages to the core logic
- Supervise voltages that are connected to the device (at DVCC pins)
- Give reset signals to the device during power on and power off



SLASEC9 - APRIL 2017

### 5.11.4 Hardware Multiplier (MPY)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.

### 5.11.5 Real-Time Clock (RTC C)

The RTC C module contains an integrated real-time clock (RTC) with the following features implemented:

- Calendar mode with leap year correction
- · General-purpose counter mode

The internal calendar compensates months with less than 31 days and includes leap year correction. The RTC C also supports flexible alarm functions and offset-calibration hardware. RTC operation is available in LPM3.5 modes to minimize power consumption.

### 5.11.6 Watchdog Timer (WDT A)

The primary function of the WDT A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals. Table 5-9 lists the clocks that can be used by the WDT.

#### NOTE

In watchdog mode, the watchdog timer prevents entry into LPM3.5 or LPM4.5 because this would deactivate the watchdog.

Table 5-9. WDT A Clocks

| WDTSSEL | NORMAL OPERATION (WATCHDOG AND INTERVAL TIMER MODE) |
|---------|---|
| 00      | SMCLK   |
| 01      | ACLK  |
| 10      | VLOCLK  |
| 11      | LFMODCLK  |

### 5.11.7 System Module (SYS)

The SYS module handles many of the system functions within the device. These system functions include power-on reset and power-up clear handling, NMI source selection and management, reset interrupt vector generators, bootloader entry mechanisms, and configuration management (device descriptors). The SYS module also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application. Table 5-10 lists the interrupt vector registers of the SYS module.

# Table 5-10. System Module Interrupt Vector Registers

| INTERRUPT<br>VECTOR REGISTER | ADDRESS | INTERRUPT EVENT  | VALUE      | PRIORITY |
|------------------------------|---------|--|------------|----------|
|                              |         | No interrupt pending   | 00h        |          |
|                              |         | Brownout (BOR)   | 02h        | Highest  |
|                              |         | RSTIFG RST/NMI (BOR)   | 04h        |          |
|                              |         | PMMSWBOR software BOR (BOR)  | 06h        |          |
|                              |         | LPMx.5 wakeup (BOR)  | 08h        |          |
|                              |         | Security violation (BOR)   | 0Ah        |          |
|                              |         | Reserved   | 0Ch        |          |
|                              |         | SVSHIFG SVSH event (BOR)   | 0Eh        |          |
|                              |         | Reserved   | 10h        |          |
|                              |         | Reserved   | 12h        |          |
|                              |         | PMMSWPOR software POR (POR)  | 14h        |          |
|                              |         | WDTIFG watchdog time-out (PUC)   | 16h        |          |
| SYSRSTIV,                    |         | WDTPW password violation (PUC)   | 18h        |          |
| System Reset                 | 019Eh   | FRCTLPW password violation (PUC)   | 1Ah        |          |
|                              |         | Uncorrectable FRAM bit error detection (PUC)                                 | 1Ch        |          |
|                              |         | Peripheral area fetch (PUC)  | 1Eh        |          |
|                              |         | PMMPW PMM password violation (PUC)   | 20h        |          |
|                              |         | MPUPW MPU password violation (PUC)   | 22h        |          |
|                              |         | CSPW CS password violation (PUC)   | 24h        |          |
|                              |         | MPUSEGPIFG encapsulated IP memory segment violation (PUC)                    | 26h        |          |
|                              |         | MPUSEGIIFG information memory segment violation (PUC)                        | 28h        |          |
|                              |         | MPUSEG1IFG segment 1 memory violation (PUC)                                  | 2Ah        |          |
|                              |         | MPUSEG2IFG segment 2 memory violation (PUC)                                  | 2Ch        |          |
|                              |         | MPUSEG3IFG segment 3 memory violation (PUC)                                  | 2Eh        |          |
|                              |         | ACCTEIFG access time error (PUC) <sup>(1)</sup>                              | 30h        |          |
|                              |         | Reserved   | 32h to 3Eh | Lowest   |
|                              |         | No interrupt pending   | 00h        | LOWCSI   |
|                              |         | Reserved   | 00h        | Highest  |
|                              |         | Uncorrectable FRAM bit error detection                                       | 02h        | riignest |
|                              |         | Reserved   | 04H        |          |
|                              |         |  |            |          |
|                              |         | MPUSEGPIFG encapsulated IP memory segment violation                          | 08h        |          |
|                              |         | MPUSEGIIFG information memory segment violation                              | 0Ah<br>0Ch |          |
| SYSSNIV,<br>System NMI       | 019Ch   | MPUSEG1IFG segment 1 memory violation  MPUSEG2IFG segment 2 memory violation | 0Eh        |          |
| Cyclem rum                   |         | 9 7  |            |          |
|                              |         | MPUSEG3IFG segment 3 memory violation  | 10h<br>12h |          |
|                              |         | VMAIFG Vacant memory access  |            |          |
|                              |         | JMBINIFG JTAG mailbox input  | 14h        |          |
|                              |         | JMBOUTIFG JTAG mailbox output  | 16h        |          |
|                              |         | Correctable FRAM bit error detection   | 18h        | 1 - 1    |
|                              |         | Reserved   | 1Ah to 1Eh | Lowest   |
|                              |         | No interrupt pending   | 00h        |          |
|                              |         | NMIIFG NMI pin   | 02h        | Highest  |
| SYSUNIV,                     | 019Ah   | OFIFG oscillator fault   | 04h        |          |
| User NMI                     |         | Reserved   | 06h        |          |
|                              |         | Reserved   | 08h        |          |
|                              |         | Reserved   | 0Ah to 1Eh | Lowest   |

<sup>(1)</sup> Indicates incorrect wait state settings.



www.ti.com

5.11.8 DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC10\_B conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral. Table 5-11 lists the triggers that can be used to start DMA operation.

Table 5-11. DMA Trigger Assignments<sup>(1)</sup>

| TRIGGER | CHANNEL 0  | CHANNEL 1  | CHANNEL 2  |
|---------|--|--|--|
| 0       | DMAREQ   | DMAREQ   | DMAREQ   |
| 1       | TA0CCR0 CCIFG                                    | TA0CCR0 CCIFG                                    | TA0CCR0 CCIFG                                    |
| 2       | TA0CCR2 CCIFG                                    | TA0CCR2 CCIFG                                    | TA0CCR2 CCIFG                                    |
| 3       | TA1CCR0 CCIFG                                    | TA1CCR0 CCIFG                                    | TA1CCR0 CCIFG                                    |
| 4       | TA1CCR2 CCIFG                                    | TA1CCR2 CCIFG                                    | TA1CCR2 CCIFG                                    |
| 5       | TA2 CCR0 CCIFG                                   | TA2 CCR0 CCIFG                                   | TA2 CCR0 CCIFG                                   |
| 6       | TA3 CCR0 CCIFG                                   | TA3 CCR0 CCIFG                                   | TA3 CCR0 CCIFG                                   |
| 7       | TB0CCR0 CCIFG                                    | TB0CCR0 CCIFG                                    | TB0CCR0 CCIFG                                    |
| 8       | TB0CCR2 CCIFG                                    | TB0CCR2 CCIFG                                    | TB0CCR2 CCIFG                                    |
| 9       | Reserved   | Reserved   | Reserved   |
| 10      | Reserved   | Reserved   | Reserved   |
| 11      | AES Trigger 0                                    | AES Trigger 0                                    | AES Trigger 0                                    |
| 12      | AES Trigger 1                                    | AES Trigger 1                                    | AES Trigger 1                                    |
| 13      | AES Trigger 2                                    | AES Trigger 2                                    | AES Trigger 2                                    |
| 14      | UCA0RXIFG  | UCA0RXIFG  | UCA0RXIFG  |
| 15      | UCA0TXIFG  | UCA0TXIFG  | UCA0TXIFG  |
| 16      | UCA1RXIFG  | UCA1RXIFG  | UCA1RXIFG  |
| 17      | UCA1TXIFG  | UCA1TXIFG  | UCA1TXIFG  |
| 18      | UCB0RXIFG (SPI)<br>UCB0RXIFG0 (I <sup>2</sup> C) | UCB0RXIFG (SPI)<br>UCB0RXIFG0 (I <sup>2</sup> C) | UCB0RXIFG (SPI)<br>UCB0RXIFG0 (I <sup>2</sup> C) |
| 19      | UCB0TXIFG (SPI)<br>UCB0TXIFG0 (I <sup>2</sup> C) | UCB0TXIFG (SPI)<br>UCB0TXIFG0 (I <sup>2</sup> C) | UCB0TXIFG (SPI)<br>UCB0TXIFG0 (I <sup>2</sup> C) |
| 20      | UCB0RXIFG1 (I <sup>2</sup> C)                    | UCB0RXIFG1 (I <sup>2</sup> C)                    | UCB0RXIFG1 (I <sup>2</sup> C)                    |
| 21      | UCB0TXIFG1 (I <sup>2</sup> C)                    | UCB0TXIFG1 (I <sup>2</sup> C)                    | UCB0TXIFG1 (I <sup>2</sup> C)                    |
| 22      | UCB0RXIFG2 (I <sup>2</sup> C)                    | UCB0RXIFG2 (I <sup>2</sup> C)                    | UCB0RXIFG2 (I <sup>2</sup> C)                    |
| 23      | UCB0TXIFG2 (I <sup>2</sup> C)                    | UCB0TXIFG2 (I <sup>2</sup> C)                    | UCB0TXIFG2 (I <sup>2</sup> C)                    |
| 24      | UCB1RXIFG (SPI)<br>UCB1RXIFG0 (I <sup>2</sup> C) | UCB1RXIFG (SPI)<br>UCB1RXIFG0 (I <sup>2</sup> C) | UCB1RXIFG (SPI)<br>UCB1RXIFG0 (I <sup>2</sup> C) |
| 25      | UCB1TXIFG (SPI)<br>UCB1TXIFG0 (I <sup>2</sup> C) | UCB1TXIFG (SPI)<br>UCB1TXIFG0 (I <sup>2</sup> C) | UCB1TXIFG (SPI)<br>UCB1TXIFG0 (I <sup>2</sup> C) |
| 26      | ADC12 end of conversion                          | ADC12 end of conversion                          | ADC12 end of conversion                          |
| 27      | Reserved   | Reserved   | Reserved   |
| 28      | ESI  | ESI  | ESI  |
| 29      | MPY ready  | MPY ready  | MPY ready  |
| 30      | DMA2IFG  | DMA0IFG  | DMA1IFG  |
| 31      | DMAE0  | DMAE0  | DMAE0  |

<sup>(1)</sup> If a reserved trigger source is selected, no trigger is generated.

### 5.11.9 Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI modules are used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I<sup>2</sup>C, and asynchronous communication protocols such as UART, enhanced UART with automatic baud-rate detection, and IrDA.

The eUSCI\_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, and IrDA.

The eUSCI\_Bn module provides support for SPI (3 pin or 4 pin) and I<sup>2</sup>C.

Two eUSCI\_A modules and one or two eUSCI\_B module are implemented.

### 5.11.10 Extended Scan Interface (ESI)

The ESI peripheral automatically scans sensors and measures linear or rotational motion with the lowest possible power consumption. The ESI incorporates a  $V_{CC}/2$  generator, a comparator, and a 12-bit DAC and supports up to four sensors.

### 5.11.11 Timer\_A TA0, Timer\_A TA1

TA0 and TA1 are 16-bit timers/counters (Timer\_A type) with three capture/compare registers each. TA0 and TA1 can support multiple capture/compares, PWM outputs, and interval timing (see Table 5-12 and Table 5-13). TA0 and TA1 have extensive interrupt capabilities. Interrupts can be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 5-12. Timer A TA0 Signal Connections

| INPUT PORT PIN                  | DEVICE INPUT<br>SIGNAL           | MODULE INPUT<br>SIGNAL | MODULE<br>BLOCK | MODULE<br>OUTPUT<br>SIGNAL | DEVICE OUTPUT<br>SIGNAL | OUTPUT PORT PIN     |
|---------------------------------|----------------------------------|------------------------|-----------------|----------------------------|-------------------------|---------------------|
| P1.2 or P6.7 or<br>P7.0         | TA0CLK                           | TACLK                  |                 | mer N/A                    | N/A                     |                     |
|                                 | ACLK (internal)                  | ACLK                   | Timor           |                            |                         |                     |
|                                 | SMCLK (internal)                 | SMCLK                  | rimer           |                            |                         |                     |
| P1.2 or P6.7 or<br>P7.0         | TA0CLK                           | INCLK                  |                 |                            |                         |                     |
| P1.5                            | TA0.0                            | CCI0A                  |                 |                            |                         | P1.5                |
| P7.1 or P10.1                   | TA0.0                            | CCI0B                  | CCR0            | CCR0 TA0                   | TA0.0                   | P7.1                |
|                                 | DV <sub>SS</sub>                 | GND                    |                 |                            |                         | P10.1               |
|                                 | DV <sub>CC</sub> V <sub>CC</sub> | V <sub>CC</sub>        |                 |                            |                         |                     |
| P1.0 or P1.6 or                 | TAO 1                            | TA0.1 CCI1A            |                 | TA1                        | TA0.1                   | P1.0                |
| P7.2 or P7.6                    | TAU.1                            |                        | CCR1            |                            |                         | P1.6                |
|                                 | COUT (internal)                  | CCI1B                  |                 |                            |                         | P7.2                |
|                                 |                                  |                        |                 |                            |                         | P7.6                |
|                                 | DV <sub>SS</sub>                 | GND                    |                 |                            |                         | ADC12 (internal)    |
|                                 | DV <sub>CC</sub>                 | V <sub>CC</sub>        |                 |                            |                         | ADC12SHSx = $\{1\}$ |
| P1.1 or P1.7 or<br>P7.3 or P7.5 | TA0.2                            | CCI2A                  | CCR2            | TA2                        | TA0.2                   | P1.1                |
|                                 | ACLK (internal)                  | CCI2B                  |                 |                            |                         | P1.7                |
|                                 | DV <sub>SS</sub>                 | GND                    |                 |                            |                         | P7.3                |
|                                 | DV <sub>CC</sub>                 | V <sub>CC</sub>        |                 |                            |                         | P7.5                |

Table 5-13. Timer\_A TA1 Signal Connections

| INPUT PORT PIN                  | DEVICE INPUT<br>SIGNAL | MODULE INPUT<br>SIGNAL | MODULE<br>BLOCK | MODULE<br>OUTPUT<br>SIGNAL | DEVICE OUTPUT<br>SIGNAL | OUTPUT PORT PIN     |
|---------------------------------|------------------------|------------------------|-----------------|----------------------------|-------------------------|---------------------|
| P1.1 or P4.4 or<br>P5.2         | TA1CLK                 | TACLK                  |                 |                            |                         |                     |
|                                 | ACLK (internal)        | ACLK                   | Timer           | N/A                        | N/A                     |                     |
|                                 | SMCLK (internal)       | SMCLK                  | rimer           |                            |                         |                     |
| P1.1 or P4.4 or<br>P5.2         | TA1CLK                 | INCLK                  |                 |                            |                         |                     |
| P1.4 or P4.5                    | TA1.0                  | CCI0A                  |                 |                            |                         | P1.4                |
| P5.2 or P10.2                   | TA1.0                  | CCI0B                  | CCR0            | TA0                        | TA1.0                   | P4.5                |
|                                 | DV <sub>SS</sub>       | GND                    |                 |                            |                         | P5.2                |
|                                 | DV <sub>CC</sub>       | V <sub>cc</sub>        |                 |                            |                         | P10.2               |
| P1.2 or P3.3 or                 | TA4.4                  | CCI1A                  |                 |                            | TA1.1                   | P1.2                |
| P4.6 or P5.0                    | TA1.1                  | CCITA                  | CCR1            | TA1                        |                         | P4.6                |
|                                 | COUT (internal)        | CCI1B                  |                 |                            |                         | P3.3                |
|                                 |                        |                        |                 |                            |                         | P5.0                |
|                                 | DV <sub>SS</sub>       | GND                    |                 |                            |                         | ADC12 (internal)    |
|                                 | DV <sub>CC</sub>       | $V_{CC}$               |                 |                            |                         | $ADC12SHSx = \{4\}$ |
| P1.3 or P4.7 or<br>P5.1 or P7.7 | TA1.2                  | CCI2A                  |                 |                            |                         | P1.3                |
|                                 | ACLK (internal)        | CCI2B                  | CCR2            | TA2                        | TA1.2                   | P4.7                |
|                                 | DV <sub>SS</sub>       | GND                    |                 |                            |                         | P5.1                |
|                                 | DV <sub>CC</sub>       | V <sub>CC</sub>        |                 |                            |                         | P7.7                |

### 5.11.12 Timer\_A TA2

TA2 is a 16-bit timer/counter (Timer\_A type) with two capture/compare registers each and with internal connections only. TA2 can support multiple capture/compares, PWM outputs, and interval timing (see Table 5-14). TA2 has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 5-14. Timer\_A TA2 Signal Connections

| DEVICE INPUT SIGNAL                    | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT<br>SIGNAL | DEVICE OUTPUT SIGNAL                |
|--|-------------------|--------------|-------------------------|-------------------------------------|
| COUT (internal)                        | TACLK             |              | N/A                     |                                     |
| ACLK (internal)                        | ACLK              |              |                         |                                     |
| SMCLK (internal)                       | SMCLK             | Timer        |                         |                                     |
| From Capacitive Touch I/O 0 (internal) | INCLK             |              |                         |                                     |
| TA3 CCR0 output (internal)             | CCI0A             | CCR0         | TAO                     | TA3 CCI0A input                     |
| ACLK (internal)                        | CCI0B             |              |                         |                                     |
| DV <sub>SS</sub>                       | GND               |              |                         |                                     |
| DV <sub>CC</sub>                       | V <sub>CC</sub>   |              |                         |                                     |
| From Capacitive Touch I/O 0 (internal) | CCI1A             |              | TA1                     | ADC12 (internal)<br>ADC12SHSx = {5} |
| COUT (internal)                        | CCI1B             | CCR1         |                         |                                     |
| DV <sub>SS</sub>                       | GND               |              |                         |                                     |
| DV <sub>CC</sub>                       | V <sub>CC</sub>   |              |                         |                                     |

# TEXAS INSTRUMENTS

### 5.11.13 Timer\_A TA3

TA3 is a 16-bit timer/counter (Timer\_A type) with five capture/compare registers each and with internal connections only. TA3 can support multiple capture/compares, PWM outputs, and interval timing (see Table 5-15). TA3 has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 5-15. Timer\_A TA3 Signal Connections

| DEVICE INPUT SIGNAL                    | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT<br>SIGNAL | DEVICE OUTPUT SIGNAL                |
|--|-------------------|--------------|-------------------------|-------------------------------------|
| COUT (internal)                        | TACLK             |              | N/A                     |                                     |
| ACLK (internal)                        | ACLK              |              |                         |                                     |
| SMCLK (internal)                       | SMCLK             | Timer        |                         |                                     |
| From Capacitive Touch I/O 1 (internal) | INCLK             |              |                         |                                     |
| TA2 CCR0 output (internal)             | CCI0A             |              |                         | TA2 CCI0A input                     |
| ACLK (internal)                        | CCI0B             | CCR0         | TAO                     |                                     |
| $DV_SS$                                | GND               |              |                         |                                     |
| DV <sub>CC</sub>                       | V <sub>CC</sub>   |              |                         |                                     |
| From Capacitive Touch I/O 1 (internal) | CCI1A             | CCR1         | TA1                     | ADC12 (internal)<br>ADC12SHSx = {6} |
| COUT (internal)                        | CCI1B             |              |                         |                                     |
| DV <sub>SS</sub>                       | GND               |              |                         |                                     |
| DV <sub>CC</sub>                       | V <sub>CC</sub>   |              |                         |                                     |
| DV <sub>SS</sub>                       | CCI2A             |              |                         |                                     |
| ESIO0 (internal)                       | CCI2B             | CCR2         | TA2                     |                                     |
| DV <sub>SS</sub>                       | GND               | CCR2         |                         |                                     |
| DV <sub>CC</sub>                       | V <sub>CC</sub>   |              |                         |                                     |
| DV <sub>SS</sub>                       | CCI3A             |              | ТАЗ                     |                                     |
| ESIO1 (internal)                       | CCI3B             | CCR3         |                         |                                     |
| $DV_SS$                                | GND               | CCR3         |                         |                                     |
| DV <sub>CC</sub>                       | $V_{CC}$          |              |                         |                                     |
| DV <sub>SS</sub>                       | CCI4A             |              | TA4                     |                                     |
| ESIO2 (internal)                       | CCI4B             | CCR4         |                         |                                     |
| DV <sub>SS</sub>                       | GND               | CCR4         |                         |                                     |
| DV <sub>CC</sub>                       | V <sub>CC</sub>   |              |                         |                                     |



www.ti.com

### 5.11.14 Timer\_B TB0

TB0 is a 16-bit timer/counter (Timer\_B type) with seven capture/compare registers each. TB0 can support multiple capture/compares, PWM outputs, and interval timing (see Table 5-16). TB0 has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 5-16. Timer B TB0 Signal Connections

| INPUT PORT PIN          | DEVICE INPUT<br>SIGNAL | MODULE INPUT<br>SIGNAL | MODULE<br>BLOCK | MODULE<br>OUTPUT<br>SIGNAL | DEVICE OUTPUT<br>SIGNAL | OUTPUT PORT PIN                     |
|-------------------------|------------------------|------------------------|-----------------|----------------------------|-------------------------|-------------------------------------|
| P2.0 or P3.3 or<br>P5.7 | TB0CLK                 | TBCLK                  |                 |                            |                         |                                     |
|                         | ACLK (internal)        | ACLK                   | Timer           | N/A                        | N/A                     |                                     |
|                         | SMCLK (internal)       | SMCLK                  | rimei           | IN/A                       | IN/A                    |                                     |
| P2.0 or P3.3 or<br>P5.7 | TB0CLK                 | INCLK                  |                 |                            |                         |                                     |
| P3.4                    | TB0.0                  | CCI0A                  |                 |                            |                         | P3.4                                |
| P6.4                    | TB0.0                  | CCI0B                  |                 |                            |                         | P6.4                                |
|                         | DV <sub>SS</sub>       | GND                    | CCR0            | TB0                        | TB0.0                   | ADC12 (internal)<br>ADC12SHSx = {2} |
|                         | DV <sub>CC</sub>       | V <sub>CC</sub>        |                 |                            |                         |                                     |
| P3.5 or P6.5            | TB0.1                  | CCI1A                  |                 |                            |                         | P3.5                                |
|                         | COUT (internal)        | CCI1B                  |                 |                            | TB0.1                   | P6.5                                |
|                         | DV <sub>SS</sub>       | GND                    | CCR1            | TB1                        |                         | ADC12 (internal)<br>ADC12SHSx = {3} |
|                         | DV <sub>CC</sub>       | V <sub>CC</sub>        |                 |                            |                         |                                     |
| P3.6 or P6.6            | TB0.2                  | CCI2A                  |                 |                            | TB0.2                   | P3.6                                |
|                         | ACLK (internal)        | CCI2B                  | CCR2            | TB2                        |                         | P6.6                                |
|                         | DV <sub>SS</sub>       | GND                    | CCRZ            | 102                        | 160.2                   |                                     |
|                         | DV <sub>CC</sub>       | V <sub>CC</sub>        |                 |                            |                         |                                     |
| P2.4                    | TB0.3                  | CCI3A                  |                 |                            |                         | P2.4                                |
| P3.7                    | TB0.3                  | CCI3B                  | CCR3            | TB3                        | TB0.3                   | P3.7                                |
|                         | DV <sub>SS</sub>       | GND                    | 00113           | 100                        | 150.5                   |                                     |
|                         | DV <sub>CC</sub>       | V <sub>CC</sub>        |                 |                            |                         |                                     |
| P2.5                    | TB0.4                  | CCI4A                  |                 |                            |                         | P2.5                                |
| P2.2                    | TB0.4                  | CCI4B                  | CCR4            | TB4                        | TB0.4                   | P2.2                                |
|                         | DV <sub>SS</sub>       | GND                    | 00114           | 154                        | 150.4                   |                                     |
|                         | DV <sub>CC</sub>       | V <sub>CC</sub>        |                 |                            |                         |                                     |
| P2.6                    | TB0.5                  | CCI5A                  |                 |                            |                         | P2.6                                |
| P2.1                    | TB0.5                  | CCI5B                  | CCR5            | TB5                        | TB0.5                   | P2.1                                |
|                         | DV <sub>SS</sub>       | GND                    | 00113           | 100                        | 180.5                   |                                     |
|                         | DV <sub>CC</sub>       | V <sub>CC</sub>        |                 |                            |                         |                                     |
| P2.7                    | TB0.6                  | CCI6A                  |                 |                            |                         | P2.7                                |
| P2.0                    | TB0.6                  | CCI6B                  | CCR6            | TB6                        | TB0.6                   | P2.0                                |
|                         | DV <sub>SS</sub>       | GND                    | 00110           | 150                        | 100.0                   |                                     |
|                         | DV <sub>CC</sub>       | V <sub>CC</sub>        |                 |                            |                         |                                     |

#### 5.11.15 ADC12 B

The ADC12 B module supports fast 12-bit analog-to-digital conversions with differential and single-ended inputs. The module implements a 12-bit SAR core, sample select control, a reference generator, and a conversion result buffer. A window comparator with lower and upper limits allows CPU-independent result monitoring with three window comparator interrupt flags.

Table 5-17 lists the external trigger sources. Table 5-18 lists the available multiplexing between internal and external analog inputs.

ADC12SHSx **CONNECTED TRIGGER SOURCE BINARY DECIMAL** Software (ADC12SC) 000 001 1 Timer\_A TA0 CCR1 output 010 2 Timer\_B TB0 CCR0 output 011 3 Timer\_B TB0 CCR1 output 100 4 Timer\_A TA1 CCR1 output 101 5 Timer\_A TA2 CCR1 output 110 6 Timer\_A TA3 CCR1 output 111 7 Reserved (DVSS)

Table 5-17. ADC12 B Trigger Signal Connections

Table 5-18. ADC12 B External and Internal Signal Mapping

| CONTROL BIT | EXTERNAL<br>(CONTROL BIT = 0) | INTERNAL<br>(CONTROL BIT = 1) |
|-------------|-------------------------------|-------------------------------|
| ADC12BATMAP | A31                           | Battery Monitor               |
| ADC12TCMAP  | A30                           | Temperature Sensor            |
| ADC12CH0MAP | A29                           | N/A <sup>(1)</sup>            |
| ADC12CH1MAP | A28                           | N/A <sup>(1)</sup>            |
| ADC12CH2MAP | A27                           | N/A <sup>(1)</sup>            |
| ADC12CH3MAP | A26                           | N/A <sup>(1)</sup>            |

<sup>(1)</sup> N/A = No internal signal available on this device.

## 5.11.16 Comparator E

The primary function of the Comparator\_E module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

#### 5.11.17 CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 signature is based on the CRC-CCITT standard.

#### 5.11.18 CRC32

The CRC32 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC32 signature is based on the ISO 3309 standard.

#### 5.11.19 AES256 Accelerator

The AES accelerator module performs encryption and decryption of 128-bit data with 128-, 192-, or 256bit keys according to the Advanced Encryption Standard (AES) (FIPS PUB 197) in hardware.

#### 5.11.20 True Random Seed

The Device Descriptor Information (TLV) section contains a 128-bit true random seed that can be used to implement a deterministic random number generator.

#### 5.11.21 Shared Reference (REF\_A)

The reference module (REF\_A) generates all critical reference voltages that can be used by the various analog peripherals in the device.

#### 5.11.22 LCD C

The LCD\_C driver generates the segment and common signals required to drive a liquid crystal display (LCD). The LCD\_C controller has dedicated data memories to hold segment drive information. Common and segment signals are generated as defined by the mode. Static and 2-mux to 8-mux LCDs are supported. The module can provide a LCD voltage independent of the supply voltage with its integrated charge pump. It is possible to control the level of the LCD voltage and thus contrast by software. The module also provides an automatic blinking capability for individual segments in static, 2-mux, 3-mux, and 4-mux modes.

To reduce system noise, the charge pump can be temporarily disabled. Table 5-19 lists the available automatic charge pump disable options.

| CONTROL BIT  | DESCRIPTION   |
|--------------|---|
| LCDCPDIS0    | LCD charge pump disable during ADC12 conversion  0b = LCD charge pump not automatically disabled during conversion  1b = LCD charge pump automatically disabled during conversion |
| LCDCPDIS1 to | No functionality  |

Table 5-19. LCD Automatic Charge Pump Disable Bits (LCDCPDISx)

### 5.11.23 Embedded Emulation

#### 5.11.23.1 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The S version of the EEM has the following features:

- Three hardware triggers or breakpoints on memory access
- · One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers that can be combined to form complex triggers or breakpoints
- One cycle counter
- · Clock control on module level

#### 5.11.23.2 EnergyTrace++™ Technology

These MCUs implement circuitry to support EnergyTrace++ technology. The EnergyTrace++ technology allows you to observe information about the internal states of the microcontroller. These states include the CPU Program Counter (PC), the ON or OFF status of the peripherals and the system clocks (regardless of the clock source), and the low-power mode currently in use. These states can always be read by a debug tool, even when the microcontroller sleeps in LPMx.5 modes.

The activity of the following modules can be observed:

- MPY is calculating.
- WDT is counting.
- · RTC is counting.
- ADC: a sequence, sample, or conversion is active.
- REF: REFBG or REFGEN active and BG in static mode.

- COMP is on.
- AES is encrypting or decrypting.
- eUSCI\_A0 is transferring (receiving or transmitting) data.
- eUSCI\_A1 is transferring (receiving or transmitting) data.
- eUSCI\_B0 is transferring (receiving or transmitting) data.
- eUSCI\_B1 is transferring (receiving or transmitting) data.
- TB0 is counting.
- TA0 is counting.
- TA1 is counting.
- TA2 is counting.
- TA3 is counting.
- LCD: timing generator is active.
- ESI:
  - ESI is active using LF clock source
  - ESI is active using HF clock source

INSTRUMENTS


#### 5.11.24 Input/Output Diagrams

#### 5.11.24.1 Digital I/O Functionality – Ports P1 to P10

The port pins provide the following features:

- Interrupt and wakeup from LPMx.5 capability for ports P1, P2, P3, and P4
- Capacitive touch functionality (see Section 5.11.24.2)
- · Up to three digital module input or output functions
- LCD segment functionality (not all pins, package dependent)

Figure 5-2 shows the features and the corresponding control logic (not including the capacitive touch logic). It is applicable for all port pins P1.0 to P10.2 unless a dedicated diagram is available in the following sections. The module functions provided per pin and whether the direction is controlled by the module or by the port direction register for the selected secondary function are described in the pin function tables.




- A. The inputs from several pins toward a module are ORed together.
- B. The direction is controlled either by the connected module or by the corresponding PxDIR.y bit. See the pin function tables.

Figure 5-2. General Port Pin Diagram

# NSTRUMENTS

#### 5.11.24.2 Capacitive Touch Functionality Ports P1 to P10 and PJ

Figure 5-3 shows the Capacitive Touch functionality that all port pins provide. The Capacitive Touch functionality is controlled using the Capacitive Touch I/O control registers CAPTIO0CTL and CAPTIO1CTL as described in the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide. The Capacitive Touch functionality is not shown in the other pin diagrams.




NOTE: Functional representation only.

Figure 5-3. Capacitive Touch I/O Diagram

78

### 5.11.24.3 Port P1 (P1.0 to P1.3) Input/Output With Schmitt Trigger

Figure 5-4 shows the port diagram. summarizes the selection of the pin function.



A. The inputs from several pins toward a module are ORed together.

Figure 5-4. Port P1 (P1.0 to P1.3) Diagram



#### Port P1 (P1.0 to P1.3) Pin Functions

| DINI NAME (D4)                 |   | FUNCTION                             |            | L BITS AND SI | GNALS <sup>(1)</sup> |
|--------------------------------|---|--------------------------------------|------------|---------------|----------------------|
| PIN NAME (P1.x)                | X | FUNCTION                             | P1DIR.x    | P1SEL1.x      | P1SEL0.x             |
|                                |   | P1.0 (I/O)                           | I: 0; O: 1 | 0             | 0                    |
|                                |   | TA0.CCI1A                            | 0          | 0             | 4                    |
| P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/ |   | TA0.1                                | 1          | U             | 1                    |
| VREF-/VeREF-                   | 0 | DMAE0                                | 0          | 4             | 0                    |
|                                |   | RTCCLK <sup>(2)</sup>                | 1          | 1             | 0                    |
|                                |   | A0, C0, VREF-, VeREF- (3) (4)        | Х          | 1             | 1                    |
|                                |   | P1.1 (I/O)                           | I: 0; O: 1 | 0             | 0                    |
|                                |   | TA0.CCI2A                            | 0          | 0             | 4                    |
| P1.1/TA0.2/TA1CLK/COUT/A1/C1/  |   | TA0.2                                | 1          | 0             | 1                    |
| VREF+/VeREF+                   | 1 | TA1CLK                               | 0          | 1             |                      |
|                                |   | COUT <sup>(5)</sup>                  | 1          |               | 0                    |
|                                |   | A1, C1, VREF+, VeREF+ (3) (4)        | Х          | 1             | 1                    |
|                                |   | P1.2 (I/O)                           | I: 0; O: 1 | 0             | 0                    |
|                                |   | TA1.CCI1A                            | 0          | 0             | 1                    |
| D4 2/TA4 4/TA0CL K/COUT/A2/C2  | 2 | TA1.1                                | 1          | U             |                      |
| P1.2/TA1.1/TA0CLK/COUT/A2/C2   | 2 | TAOCLK                               | 0          | 4             | 0                    |
|                                |   | COUT <sup>(6)</sup>                  | 1          | 1             | 0                    |
|                                |   | A2, C2 <sup>(3)</sup> <sup>(4)</sup> | X          | 1             | 1                    |
|                                |   | P1.3 (I/O)                           | I: 0; O: 1 | 0             | 0                    |
|                                |   | TA1.CCI2A                            | 0          | 0             | 4                    |
| P1.3/TA1.2/ESITEST4/A3/C3      | 2 | TA1.2                                | 1          | 0             | 1                    |
| P1.3/1A1.2/ESHES14/A3/C3       | 3 | N/A                                  | 0          | 4             | 0                    |
|                                |   | ESITEST4                             | 1          | 1             | 0                    |
|                                |   | A3, C3 <sup>(3) (4)</sup>            | X          | 1             | 1                    |

Do not use this pin as RTCCLK output if the DMAE0 functionality is used on any other pin. Select an alternative RTCCLK output pin.

Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when

applying analog signals.

Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

Do not use this pin as COUT output if the TA1CLK functionality is used on any other pin. Select an alternative COUT output pin.

Do not use this pin as COUT output if the TA0CLK functionality is used on any other pin. Select an alternative COUT output pin.

SLASEC9 - APRIL 2017

# 5.11.24.4 Port P1 (P1.4 to P1.7) Input/Output With Schmitt Trigger

For the pin diagram, see Figure 5-2. summarizes the selection of the pin function.

### Port P1 (P1.4 to P1.7) Pin Functions

| DINI NAME (D4 ×)                   |   | FUNCTION                | 1                | NTROL BITS | AND SIGNAL  | S <sup>(1)</sup> |
|------------------------------------|---|-------------------------|------------------|------------|---|------------------|
| PIN NAME (P1.x)                    | X | FUNCTION                | P1DIR.x          | P1SEL1.x   | P1SEL0.x  | LCDSz            |
|                                    |   | P1.4 (I/O)              | I: 0; O: 1       | 0          | 0   | 0                |
|                                    |   | UCB0CLK                 | X (2)            | 0          | 1   | 0                |
| P1.4/UCB0CLK/UCA0STE/TA1.0/Sz      | 4 | UCA0STE                 | X <sup>(3)</sup> | 1          | 0   | 0                |
| F1.4/OCBOCLR/OCAUSTE/TA1.0/32      | 4 | TA1.CCI0A               | 0                | 1          | 1   | 0                |
|                                    |   | TA1.0                   | 1                |            | I   | U                |
|                                    |   | Sz <sup>(4)</sup>       | X                | X          | 0<br>1  | 1                |
|                                    |   | P1.5 (I/O)              | I: 0; O: 1       | 0          | 0   | 0                |
|                                    |   | UCB0STE                 | X <sup>(2)</sup> | 0          | 1   | 0                |
| P1.5/UCB0STE/UCA0CLK/TA0.0/Sz      | 5 | UCA0CLK                 | X <sup>(3)</sup> | 1          | 0   | 0                |
| P1.5/UCBUSTE/UCAUCLK/TAU.U/S2      | 5 | TA0.CCI0A               | 0                | 1          | P1SELO.X  0 1 0 1 X 0 1 0 1 X 0 1 X 0 1 X 0 1 0 1   | 0                |
|                                    |   | TA0.0                   | 1                |            | I   | U                |
|                                    |   | Sz <sup>(4)</sup>       | X                | X          | P1SELO.x  0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1   | 1                |
|                                    |   | P1.6 (I/O)              | I: 0; O: 1       | 0          | X 0 1   | 0                |
|                                    |   | UCB0SIMO/UCB0SDA        | X <sup>(2)</sup> | 0          | 1   | 0                |
|                                    |   | N/A                     | 0                | 1          | 0   | 0                |
| P1.6/UCB0SIMO/UCB0SDA/TA0.1/<br>Sz | 6 | Internally tied to DVSS | 1                | ı          | P1SELO.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  1  1  1  1  1  1  1  1  1  1  1 | U                |
|                                    |   | TA0.CCI1A               | 0                | 1          |   | 0                |
|                                    |   | TA0.1                   | 1                | ı          | I   | U                |
|                                    |   | Sz <sup>(4)</sup>       | X                | X          | X   | 1                |
|                                    |   | P1.7 (I/O)              | I: 0; O: 1       | 0          | 0   | 0                |
|                                    |   | UCB0SOMI/UCB0SCL        | X <sup>(2)</sup> | 0          | 1   | 0                |
|                                    |   | N/A                     | 0                | 1          | 0   | 0                |
| P1.7/UCB0SOMI/UCB0SCL/TA0.2/<br>Sz | 7 | Internally tied to DVSS | 1                | ı          | U   | U                |
|                                    |   | TA0.CCI2A               | 0                | _          | 1   | 0                |
|                                    |   | TA0.2                   | 1                | 1          | 0 1 X 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 1 0 1 1 1 1   | U                |
|                                    |   | Sz <sup>(4)</sup>       | Х                | Х          | Х   | 1                |

X = Don't care.

Direction controlled by eUSCI\_B0 module.

Direction controlled by eUSCI\_A0 module.

The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

# TEXAS INSTRUMENTS

# 5.11.24.5 Port P2 (P2.0 to P2.3) Input/Output With Schmitt Trigger

For the pin diagram, see Figure 5-2. summarizes the selection of the pin function.

# Port P2 (P2.0 to P2.3) Pin Functions

| DIN NAME (DO 11)                          |   | TOTAL (1 2.0 to 1 2.0) 1 1111 | _                | NTROL BITS | AND SIGNAL   | S <sup>(1)</sup> |
|---|---|-------------------------------|------------------|------------|--|------------------|
| PIN NAME (P2.x)                           | X | FUNCTION                      | P2DIR.x          | P2SEL1.x   | P2SEL0.x  0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1  | LCDSz            |
|   |   | P2.0 (I/O)                    | I: 0; O: 1       | 0          | P2SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  X  1  0  1  1   | 0                |
|   |   | UCA0SIMO/UCA0TXD              | X <sup>(2)</sup> | 0          | 1  | 0                |
|   |   | TB0.CCI6B                     | 0                | - 1        |  | 0                |
| P2.0/UCA0SIMO/UCA0TXD/TB0.6/<br>TB0CLK/Sz | 0 | TB0.6                         | 1                | '          | U  | U                |
| 1.5002.102                                |   | TB0CLK                        | 0                | 1          | x         P2SEL0.x           0         1           0         1           X         0           1         X           0         1           X         0           1         0           1         X           0         1           X         0           1         0           1         0 | 0                |
|   |   | Internally tied to DVSS       | 1                | ı          | I  | U                |
|   |   | Sz <sup>(3)</sup>             | X                | Х          | P2SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  0   | 1                |
|   |   | P2.1 (I/O)                    | I: 0; O: 1       | 0          | 0  | 0                |
|   |   | UCA0SOMI/UCA0RXD              | X <sup>(2)</sup> | 0          | 1  | 0                |
|   |   | TB0.CCI5B                     | 0                | 1          | 0  | 0                |
| P2.1/UCA0SOMI/UCA0RXD/TB0.5/<br>DMAE0/Sz  | 1 | TB0.5                         | 1                | ı          | P2SELO.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  1  1  0  1  1  1  1  1  1  | U                |
|   |   | DMA0E                         | 0                | 1          |  | 0                |
|   |   | Internally tied to DVSS       | 1                | ļ          |  | 0                |
|   |   | Sz <sup>(3)</sup>             | X                | Χ          | X  | 1                |
|   |   | P2.2 (I/O)                    | I: 0; O: 1       | 0          | X<br>0   | 0                |
|   |   | UCA0CLK                       | X <sup>(2)</sup> | 0          | 1  | 0                |
|   |   | TB0.CCI4B                     | 0                | 1          | P2SELO.x  0 1 0 1 X 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1  | 0                |
| P2.2/UCA0CLK/TB0.4/RTCCLK/Sz              | 2 | TB0.4                         | 1                | '          |  |                  |
|   |   | N/A                           | 0                | -<br>- 1   |  | 0                |
|   |   | RTCCLK                        | 1                | ļ          |  | 0                |
|   |   | Sz <sup>(3)</sup>             | X                | Χ          | Х  | 1                |
|   |   | P2.3 (I/O)                    | I: 0; O: 1       | 0          | 0  | 0                |
|   |   | UCA0STE                       | X <sup>(2)</sup> | 0          | 1  | 0                |
|   |   | TB0OUTH                       | 0                | 1          | 0  | 0                |
| P2.3/UCA0STE/TB0OUTH/Sz                   | 3 | Internally tied to DVSS       | 1                | 1          | U  | U                |
|   |   | N/A                           | 0                | 1          | P2SELO.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  1  1  1  1  1  1  1  1  1  | 0                |
|   |   | Internally tied to DVSS       | 1                | '          |  | U                |
|   |   | Sz <sup>(3)</sup>             | X                | Х          |  | 1                |


<sup>(1)</sup> X = Don't care.

<sup>(2)</sup> Direction controlled by eUSCI\_A0 module.

<sup>(3)</sup> The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

# 5.11.24.6 Port P2 (P2.4 to P2.7) Input/Output With Schmitt Trigger

Figure 5-5 shows the port diagram. summarizes the selection of the pin function.



A. The inputs from several pins toward a module are ORed together.

Figure 5-5. Port P2 (P2.4 to P2.7) Diagram



Port P2 (P2.4 to P2.7) Pin Functions

| DIM MAME (DO s)             |   | FUNCTION                |            | NTROL BITS | AND SIGNAL  | S <sup>(1)</sup> |
|-----------------------------|---|-------------------------|------------|------------|---|------------------|
| PIN NAME (P2.x)             | X | FUNCTION                | P2DIR.x    | P2SEL1.x   | AND SIGNALS  P2SELO.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  X  1  0  1  1  0  1  1  1  1  1  1  1  1  | LCDSz            |
|                             |   | P2.4 (I/O)              | I: 0; O: 1 | 0          | P2SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  X  1  1  1  1  1  1  1  1  1  1  1   | 0                |
|                             |   | TB0.CCI3A               | 0          | 0          | 1   | 0                |
|                             |   | TB0.3                   | 1          |            | I   | U                |
| P2.4/TB0.3/COM4/Sz          | 4 | N/A                     | 0          | 1          | 0   | 0                |
|                             |   | Internally tied to DVSS | 1          |            | U   | U                |
|                             |   | COM4                    | Х          | 1          | 1   | 0                |
|                             |   | Sz <sup>(2)</sup>       | Х          | Х          | Χ   | 1                |
|                             |   | P2.5 (I/O)              | I: 0; O: 1 | 0          | 0   | 0                |
|                             |   | TB0.CCI4A               | 0          | 0          | 1   | 0                |
|                             |   | TB0.4                   | 1          | 0          | P2SELO.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  0  1  0  1  0  1  0  1  0  1  0   | U                |
| P2.5/TB0.4/COM5/Sz          | 5 | N/A                     | 0          | 1          | 0   | 0                |
|                             |   | Internally tied to DVSS | 1          |            | P2SELO.x   0  | U                |
|                             |   | COM5                    | Х          | 1          |   | 0                |
|                             |   | Sz <sup>(2)</sup>       | Х          | Х          | Χ   | 1                |
|                             |   | P2.6 (I/O)              | I: 0; O: 1 | 0          | 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 0 1 X 0 0 1 X 0 0 1 X 0 0 1 X 0 0 1 X 0 0 1 X 0 0 1 X 0 0 1 X 0 0 1 X 0 0 0 1 X 0 0 0 1 X 0 0 0 0 | 0                |
|                             |   | TB0.CCI5A               | 0          | 0          | 1   | 0                |
|                             |   | TB0.5                   | 1          | U          | 0 1 1 X 0 1 X 0 1 X 0 1 1 X 0 1 1 0 1 1 X 0 1 1 1 0 1 1 1 1   | U                |
| P2.6/TB0.5/ESIC1OUT/COM6/Sx | 6 | N/A                     | 0          | 1          | 0   | 0                |
|                             |   | ESIC1OUT                | 1          | l          | U   | U                |
|                             |   | COM6                    | Х          | 1          | 1   | 0                |
|                             |   | Sz <sup>(2)</sup>       | Х          | Х          | X   | 1                |
|                             |   | P2.7 (I/O)              | I: 0; O: 1 | 0          | 0 1 X 0 1 0 1 X 0 1 X 0 1 X 0 1 0 1 X 0 1 1 1 0 1 1 1   | 0                |
|                             |   | TB0.CCI6A               | 0          | 0          | 1   | 0                |
|                             |   | TB0.6                   | 1          | U          | ı   | U                |
| P2.7/TB0.6/ESIC2OUT/COM7/Sx | 7 | N/A                     | 0          | 1          | 0   | 0                |
|                             |   | ESIC2OUT                | 1          | I          | U   | U                |
|                             |   | COM7                    | Х          | 1          | 1   | 0                |
|                             |   | Sz <sup>(2)</sup>       | Х          | Х          | P2SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  X  0  1  1  1  0  1  1  1  1  1  1  1  1   | 1                |

<sup>(1)</sup> X = Don't care.

<sup>(2)</sup> The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

# 5.11.24.7 Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger

For the pin diagram, see Figure 5-2. and summarize the selection of the pin function.

## Port P3 (P3.0 to P3.3) Pin Functions

| DIN NAME (DO)            |   | FUNCTION                |                  | NTROL BITS | AND SIGNAL  | S <sup>(1)</sup> |
|--------------------------|---|-------------------------|------------------|------------|---|------------------|
| PIN NAME (P3.x)          | X | FUNCTION                | P3DIR.x          | P3SEL1.x   | 0<br>1<br>0<br>1<br>X<br>0<br>1<br>0<br>1<br>X<br>0<br>1<br>X | LCDSz            |
|                          |   | P3.0 (I/O)              | I: 0; O: 1       | 0          | 0   | 0                |
|                          |   | UCB1CLK                 | X <sup>(2)</sup> | 0          | 1   | 0                |
|                          |   | N/A                     | 0                | 1          | 0   | 0                |
| P3.0/UCB1CLK/Sz          | 0 | Internally tied to DVSS | 1                | 1          | U   | U                |
|                          |   | N/A                     | 0                | 1          | 4   | 0                |
|                          |   | Internally tied to DVSS | 1                | '          | 1   | U                |
|                          |   | Sz <sup>(3)</sup>       | X                | Х          | P3SELO.x  0 1 0 1 X 0 1 0 1 X 0 1 X 1 1 1 1 X                 | 1                |
|                          |   | P3.1 (I/O)              | I: 0; O: 1       | 0          | 0   | 0                |
|                          |   | UCB1SIMO/UCB1SDA        | X <sup>(2)</sup> | 0          | 1   | 0                |
|                          |   | N/A                     | 0                | 1          | 0 1 X 0   | 0                |
| P3.1/UCB1SIMO/UCB1SDA/Sz | 1 | Internally tied to DVSS | 1                | I          | U   | U                |
|                          |   | N/A                     | 0                | 1          | 1   | 0                |
|                          |   | Internally tied to DVSS | 1                |            |   | U                |
|                          |   | Sz <sup>(3)</sup>       | X                | Х          | X   | 1                |
|                          |   | P3.2 (I/O)              | I: 0; O: 1       | 0          | 0   | 0                |
|                          |   | UCB1SOMI/UCB1SCL        | X <sup>(2)</sup> | 0          | 1   | 0                |
|                          |   | N/A                     | 0                | 1          | 0   | 0                |
| P3.2/UCB1SOMI/UCB1SCL/Sz | 2 | Internally tied to DVSS | 1                | ı          | P3SELO.X  0 1 0 1 X 0 1 0 1 X 0 1 0 1 X 0 1 X 0 1 0 1         | U                |
|                          |   |                         | 0                | 1          |   | 0                |
|                          |   |                         | 1                | ı          |   | U                |
|                          |   | Sz <sup>(3)</sup>       | X                | Х          | X   | 1                |
|                          |   | P3.3 (I/O)              | I: 0; O: 1       | 0          | P3SELO.x  0 1 0 1 X 0 1 0 1 X 0 1 0 1 X 0 1 X 0 1 0 1         | 0                |
|                          |   | N/A                     | 0                | 0          | 1   | 0                |
|                          |   | Internally tied to DVSS | 1                | U          | <b>I</b>  | U                |
| P3.3/TA1.1/TB0CLK/Sz     | 3 | TA1.CCI1A               | 0                |            | 0   |                  |
|                          | 3 | TA1.1                   | 1                | 1          | 0   | 0                |
|                          |   | TB0CLK                  | 0                | 1          | 0 1 X 0 1 X 0 1 X 0 1 X 0 1 1 0 0 1 1 X 0 1 1 0 1 1 1 1       | 0                |
|                          |   | Internally tied to DVSS | 1                |            |   | U                |
|                          |   | Sz <sup>(3)</sup>       | Х                | Х          |   | 1                |

<sup>(1)</sup> X = Don't care.

<sup>2)</sup> Direction controlled by eUSCI\_B1 module.

<sup>(3)</sup> The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



# Port P3 (P3.4 to P3.7) Pin Functions

| DIN NAME (D2 v)                    |   |                         |                  | NTROL BITS | AND SIGNAL  | S <sup>(1)</sup> |
|------------------------------------|---|-------------------------|------------------|------------|---|------------------|
| PIN NAME (P3.x)                    | X | FUNCTION                | P3DIR.x          | P3SEL1.x   | P3SEL0.x  0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1                                       | LCDSz            |
|                                    |   | P3.4 (I/O)              | I: 0; O: 1       | 0          | P3SELO.x  0 1 0 1 X 0 1 0 1 X 0 1 X 0 1 X 0 1 0 1   | 0                |
|                                    |   | UCA1SIMO/UCA1TXD        | X <sup>(2)</sup> | 0          | 1   | 0                |
|                                    |   | TB0CCI0A                | 0                | 4          |   | 0                |
| P3.4/UCA1SIMO/UCA1TXD/TB0.0/<br>Sz | 4 | TB0.0                   | 1                | 1          | 0   | 0                |
| 02                                 |   | N/A                     | 0                | 4          | 4   | 0                |
|                                    |   | Internally tied to DVSS | 1                | 1          | 1   | 0                |
|                                    |   | Sz <sup>(3)</sup>       | Х                | Х          | P3SEL0.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  | 1                |
|                                    |   | P3.5 (I/O)              | I: 0; O: 1       | 0          | 0   | 0                |
|                                    |   | UCA1SOMI/UCA1RXD        | X <sup>(2)</sup> | 0          | 1   | 0                |
|                                    |   | TB0CCI1A                | 0                | 4          | 0   | 0                |
| P3.5/UCA1SOMI/UCA1RXD/TB0.1/<br>Sz | 5 | TB0.1                   | 1                | 1          | P3SELO.x  0 1 0 1 X 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1   | U                |
| 02                                 |   | N/A                     | 0                | 1          |   | 0                |
|                                    |   | Internally tied to DVSS | 1                | 1          |   | 0                |
|                                    |   | Sz <sup>(3)</sup>       | Х                | Х          | Х   | 1                |
|                                    |   | P3.6 (I/O)              | I: 0; O: 1       | 0          | 0   | 0                |
|                                    |   | UCA1CLK                 | X <sup>(2)</sup> | 0          | 1   | 0                |
|                                    |   | TB0CCI2A                | 0                | 1          | 0   | 0                |
| P3.6/UCA1CLK/TB0.2/Sz              | 6 | TB0.2                   | 1                | '          | P3SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  1  1  1  1  1  1  1  1  1 | U                |
|                                    |   | N/A                     | 0                | 1          |   | 0                |
|                                    |   | Internally tied to DVSS | 1                | l          |   | U                |
|                                    |   | Sz <sup>(3)</sup>       | Х                | Х          | Х   | 1                |
|                                    |   | P3.7 (I/O)              | I: 0; O: 1       | 0          | 0 1 X 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1   | 0                |
|                                    |   | UCA1STE                 | X <sup>(2)</sup> | 0          | 1   | 0                |
|                                    |   | TB0CCI3B                | 0                | 1          | 0   | 0                |
| P3.7/UCA1STE/TB0.3/Sz              | 7 | TB0.3                   | 1                | I          | 0   | U                |
|                                    |   | N/A                     | 0                | 1          | P3SELO.x  0 1 0 1 X 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1   | 0                |
|                                    |   | Internally tied to DVSS | 1                | 1          |   | U                |
|                                    |   | Sz <sup>(3)</sup>       | Х                | Х          |   | 1                |

<sup>(1)</sup> X = Don't care.

Direction controlled by eUSCI\_A1 module.

The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



# 5.11.24.8 Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger

For the pin diagram, see Figure 5-2. and summarize the selection of the pin function.

#### Port P4 (P4.0 to P4.3) Pin Functions

| DIN NAME (D4 -)                   |   | FUNCTION                |                  | NTROL BITS | TROL BITS AND SIGNALS <sup>(1)</sup>  |       |  |  |
|-----------------------------------|---|-------------------------|------------------|------------|---|-------|--|--|
| PIN NAME (P4.x)                   | X | FUNCTION                | P4DIR.x          | P4SEL1.x   | P4SEL0.x  | LCDSz |  |  |
|                                   |   | P4.0 (I/O)              | I: 0; O: 1       | 0          | 0   | 0     |  |  |
|                                   |   | N/A                     | 0                | 0          | 1   | 0     |  |  |
|                                   |   | Internally tied to DVSS | 1                | 0          |   | 0     |  |  |
| P4.0/UCB1SIMO/UCB1SDA/MCLK/<br>Sz | 0 | UCB1SIMO/UCB1SDA        | X <sup>(2)</sup> | 1          | 0   | 0     |  |  |
|                                   |   | N/A                     | 0                | 1          | 4   | 0     |  |  |
|                                   |   | MCLK                    | 1                |            | 1   | U     |  |  |
|                                   |   | Sz <sup>(3)</sup>       | X                | X          | 0<br>1  | 1     |  |  |
|                                   |   | P4.1 (I/O)              | I: 0; O: 1       | 0          | P4SEL0.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  1  1  1                                  | 0     |  |  |
|                                   |   | N/A                     | 0                | 0          | 4   | 0     |  |  |
| P4.1/UCB1SOMI/UCB1SCL/ACLK/<br>Sz |   | Internally tied to DVSS | 1                | U          | I   | U     |  |  |
|                                   | 1 | UCB1SOMI/UCB1SCL        | X <sup>(2)</sup> | 1          | 0   | 0     |  |  |
|                                   |   | N/A                     | 0                | 1          | 1   | 0     |  |  |
|                                   |   | ACLK                    | 1                | ı          | P4SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  1  1  1  1  1  1  1  1  1  1  1 | U     |  |  |
|                                   |   | Sz <sup>(3)</sup>       | X                | X          | X   | 1     |  |  |
|                                   |   | P4.2 (I/O)              | I: 0; O: 1       | 0          | 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 1 0 1 1 1 1   | 0     |  |  |
|                                   |   | UCA0SIMO/UCA0TXD        | X <sup>(4)</sup> | 0          | 1   | 0     |  |  |
| P4.2/UCA0SIMO/UCA0TXD/            | 2 | UCB1CLK                 | X <sup>(2)</sup> | 1          | P4SELO.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  1  1  1  1                      | 0     |  |  |
| UCB1CLK/Sz                        | 2 | N/A                     | 0                | 1          | 1   | 0     |  |  |
|                                   |   | Internally tied to DVSS | 1                | ı          | Į.  | U     |  |  |
|                                   |   | Sz <sup>(3)</sup>       | X                | X          | X   | 1     |  |  |
|                                   |   | P4.3 (I/O)              | I: 0; O: 1       | 0          | 0   | 0     |  |  |
|                                   |   | UCA0SOMI/UCA0RXD        | X <sup>(4)</sup> | 0          | 1   | 0     |  |  |
| P4.3/UCA0SOMI/UCA0RXD/            | 3 | UCB1STE                 | X <sup>(2)</sup> | 1          | 0   | 0     |  |  |
| UCB1STE/Sz                        | 3 | N/A                     | 0                |            | 1   | 0     |  |  |
|                                   |   | Internally tied to DVSS | 1                | 1          | 1   | U     |  |  |
|                                   |   | Sz <sup>(3)</sup>       | Х                | Х          | P4SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  1  1  1  1  1  1  1  1  1  1  1 | 1     |  |  |

X = Don't care.

Direction controlled by eUSCI\_B1 module.

The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures. Direction controlled by eUSCI\_A0 module.



## Port P4 (P4.4 to P4.7) Pin Functions

| DIN NAME (D4 v)                    |   | FUNCTION                |                  | NTROL BITS  | AND SIGNAL  | S <sup>(1)</sup> |
|------------------------------------|---|-------------------------|------------------|---|---|------------------|
| PIN NAME (P4.x)                    | X | FUNCTION                | P4DIR.x          | P4SEL1.x  | AND SIGNAL  P4SELO.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  X  1  0  1  1  1  1  1  1  1  1  1  1  1   | LCDSz            |
|                                    |   | P4.4 (I/O)              | I: 0; O: 1       | 0   | 0   | 0                |
|                                    |   | N/A                     | 0                | 0   | 1   | 0                |
|                                    |   | Internally tied to DVSS | 1                |   | I   | U                |
| P4.4/UCB1STE/TA1CLK/Sz             | 4 | UCB1STE                 | X (2)            | 1   | 0 1 1 X 0 1 X 0 1 X 0 1 1 X 0 0 1 1 X 0 0 1 1 X 0 0 1 1 X 0 0 1 1 X 0 0 1 1 X 0 0 1 1 X 0 0 1 1 X 0 0 1 1 X 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 | 0                |
|                                    |   | TA1CLK                  | 0                |   |   | 0                |
|                                    |   | Internally tied to DVSS | 1                | P4SEL1.x  0  0  1  1  X  0  0  1  X  0  1  1  X  0  1  X  0  1  X  0  1  X  0  1  1  1  1  1  1  1  1  1  1  1  1 | I   | U                |
|                                    |   | Sz <sup>(3)</sup>       | Х                | Х   | Χ   | 1                |
|                                    |   | P4.5 (I/O)              | I: 0; O: 1       | 0   | 0   | 0                |
|                                    |   | N/A                     | 0                |   | 1   | 0                |
|                                    |   | Internally tied to DVSS | 1                | U   | P4SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  1  1  1  1  1  1  1  1  1   | U                |
| P4.5/UCB1CLK/TA1.0/Sz              | 5 | UCB1CLK                 | X <sup>(2)</sup> | 1   | 0   | 0                |
|                                    |   | TA1CCI0A                | 0                | 1   | 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1   | 0                |
|                                    |   | TA1.0                   | 1                | '   |   | U                |
|                                    |   | Sz <sup>(3)</sup>       | Х                | Х   | Χ   | 1                |
|                                    |   | P4.6 (I/O)              | I: 0; O: 1       | 0   | P4SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  X  1  1  1  1  1   | 0                |
|                                    |   | N/A                     | 0                | 0   | 1   | 0                |
|                                    |   | Internally tied to DVSS | 1                | U   | P4SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  1  1  1  1  1  1  1  1  1   |                  |
| P4.6/UCB1SIMO/UCB1SDA/TA1.1/<br>Sz | 6 | UCB1SIMO/UCB1SDA        | X <sup>(2)</sup> | 1   | 0   | 0                |
|                                    |   | TA1CCI1A                | 0                | 1   | 1   | 0                |
|                                    |   | TA1.1                   | 1                | '   | •   |                  |
|                                    |   | Sz <sup>(3)</sup>       | X                | Х   | Х   | 1                |
|                                    |   | P4.7 (I/O)              | I: 0; O: 1       | 0   | 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1   | 0                |
|                                    |   | N/A                     | 0                | 0   | 1   | 0                |
| D4.7/I/OD400MI/I/OD400/ (T44.6/    |   | Internally tied to DVSS | 1                | U   | '   | U                |
| P4.7/UCB1SOMI/UCB1SCL/TA1.2/<br>Sz | 7 | UCB1SOMI/UCB1SCL        | X <sup>(2)</sup> | 1   | 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1   | 0                |
|                                    |   | TA1CCI2A                | 0                | 1   | 1   | 0                |
|                                    |   | TA1.2                   | 1                | '   | 1   | <u> </u>         |
|                                    |   | Sz <sup>(3)</sup>       | X                | X   | X   | 1                |

<sup>(1)</sup> X = Don't care.

<sup>(2)</sup> Direction controlled by eUSCI\_B1 module.

<sup>(3)</sup> The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



# 5.11.24.9 Port P5 (P5.0 to P5.7) Input/Output With Schmitt Trigger

For the pin diagram, see Figure 5-2. and summarize the selection of the pin function.

#### Port P5 (P5.0 to P5.3) Pin Functions

| DIN NAME (DE -)   |   | 7 OTT 1 3 (1 3.0 to 1 3.3) 1 1 |                  | CONTROL BITS AND SIGNALS <sup>(1)</sup> |  |       |  |  |
|---|---|--------------------------------|------------------|---|--|-------|--|--|
| PIN NAME (P5.x)   | X   | FUNCTION                       | P5DIR.x          | P5SEL1.x                                | P5SEL0.x   | LCDSz |  |  |
|   |   | P5.0 (I/O)                     | I: 0; O: 1       | CONTROL BITS AN  R.X P5SEL1.x F  D: 1   | 0  | 0     |  |  |
|   |   | TA1CCI1A                       | 0                | 0                                       | 4  | 0     |  |  |
|   |   | TA1.1                          | 1                |   | 1  | 0     |  |  |
| DE 0/EAA A/MOUN/IC-                                     | P5.0 (I/O) TA1CCI1A TA1.1 N/A Internally t N/A MCLK Sz (2) P5.1 (I/O) TA1CCI2A TA1.2 N/A Internally t N/A N/A Sz (2) P5.2 (I/O) TA1CCI0B TA1.0 TA1CLK Internally t N/A ACLK Sz (2) P5.3 (I/O) N/A Internally t N/A ACLK Sz (2) P5.3 (I/O) N/A Internally t N/A Internally t N/A ACLK Sz (2) P5.3 (I/O) N/A Internally t UCB1STE N/A | N/A                            | 0                | 4                                       |  | 0     |  |  |
| P5.0/TA1.1/MCLK/SZ                                      | U   | Internally tied to DVSS        | 1                | 1                                       | U  | 0     |  |  |
|   |   | N/A                            | 0                | 4                                       | 4  | 0     |  |  |
|   |   | MCLK                           | 1                |   | I  | U     |  |  |
|   |   | Sz <sup>(2)</sup>              | X                | X                                       | P5SEL0.x   | 1     |  |  |
|   |   | P5.1 (I/O)                     | I: 0; O: 1       | 0                                       | 0 1 0 1 X 0 1 X 0 1 X 0 1 X 0 1 X 0 1 0 1  | 0     |  |  |
|   |   | TA1CCI2A                       | 0                |   | 1  | 0     |  |  |
|   |   | TA1.2                          | 1                | U                                       | SSEL1.x         P5SEL0.x           0         0           0         1           1         0           1         1           X         X           0         0           0         1           1         1           X         X           0         0           1         1           1         0           1         1           X         X           0         0           0         1           1         0           1         1           1         0           1         1 | U     |  |  |
| DE 1/TA1 2/97   | 1   | N/A                            | 0                |   |  | 0     |  |  |
| P5.1/1A1.2/32   | '   | Internally tied to DVSS        | 1                | l                                       |  | U     |  |  |
|   |   | N/A                            | 0                | _                                       |  | 0     |  |  |
|   |   |                                | 1                | l                                       |  | U     |  |  |
|   |   | Sz <sup>(2)</sup>              | X                | Х                                       |  | 1     |  |  |
|   |   | P5.2 (I/O)                     | I: 0; O: 1       | 0                                       | X<br>0   | 0     |  |  |
|   |   | TA1CCI0B                       | 0                | 0                                       | 1  | 0     |  |  |
|   |   | TA1.0                          | 1                | U                                       | '  | U     |  |  |
| DE 2/TA1 0/TA1CLK/ACLK/S7                               | 2   | TA1CLK                         | 0                |   | P5SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  X  0  1  1  1  1  1  1  1  1  1  1  1  1  | 0     |  |  |
| P5.2/1A1.0/1A1CLN/ACLN/32                               |   | Internally tied to DVSS        | 1                | l                                       | U  | U     |  |  |
|   |   | N/A                            | 0                |   | P5SELO.x  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  1  1  0  1  1  1   | 0     |  |  |
|   |   |                                | 1                | l                                       | I  | U     |  |  |
|   |   | Sz <sup>(2)</sup>              | X                | X                                       | X  | 1     |  |  |
|   |   | P5.3 (I/O)                     | I: 0; O: 1       | 0                                       | 0  | 0     |  |  |
|   |   | N/A                            | 0                |   | 1  | 0     |  |  |
| P5.1/TA1.2/Sz P5.2/TA1.0/TA1CLK/ACLK/Sz P5.3/UCB1STE/Sz |   | Internally tied to DVSS        | 1                | 0                                       | 1  | U     |  |  |
|   | 3   | UCB1STE                        | X <sup>(3)</sup> | 1                                       | 0  | 0     |  |  |
|   |   | N/A                            | 0                |   | P5SELO.X  0  1  0  1  X  0  1  X  0  1  X  0  1  X  0  1  X  0  1  0  1  X  1  0  1  1   | 0     |  |  |
| P5.3/UCB1STE/Sz   |   | Internally tied to DVSS        | 1                | I                                       |  | U     |  |  |
|   |   | Sz <sup>(2)</sup>              | X                | Х                                       |  | 1     |  |  |

<sup>(1)</sup> X = Don't care.

<sup>(2)</sup> The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

<sup>(3)</sup> Direction controlled by eUSCI\_B1 module.



## Port P5 (P5.4 to P5.7) Pin Functions

| DIN NAME (DE -)          |   | FUNCTION                | СО               | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |       |  |  |
|--------------------------|---|-------------------------|------------------|---|----------|-------|--|--|
| PIN NAME (P5.x)          | х | FUNCTION                | P5DIR.x          | P5SEL1.x                                | P5SEL0.x | LCDSz |  |  |
|                          |   | P5.4 (I/O)              | I: 0; O: 1       | 0                                       | 0        | 0     |  |  |
|                          |   | UCA1SIMO/UCA1TXD        | X <sup>(2)</sup> | 0                                       | 1        | 0     |  |  |
|                          |   | N/A                     | 0                | 4                                       |          | 0     |  |  |
| P5.4/UCA1SIMO/UCA1TXD/Sz | 4 | Internally tied to DVSS | 1                | 1                                       | 0        | 0     |  |  |
|                          |   | N/A                     | 0                | 4                                       | 4        | 0     |  |  |
|                          |   | Internally tied to DVSS | 1                | 1                                       | 1        | 0     |  |  |
|                          |   | Sz <sup>(3)</sup>       | Х                | Х                                       | Х        | 1     |  |  |
|                          |   | P5.5 (I/O)              | I: 0; O: 1       | 0                                       | 0        | 0     |  |  |
|                          |   | UCA1SOMI/UCA1RXD        | X <sup>(2)</sup> | 0                                       | 1        | 0     |  |  |
| P5.5/UCA1SOMI/UCA1RXD/Sz |   | N/A                     | 0                | 4                                       | 0        | 0     |  |  |
|                          | 5 | Internally tied to DVSS | 1                | 1                                       |          | 0     |  |  |
|                          |   | N/A                     | 0                | 4                                       | 1        | 0     |  |  |
|                          |   | Internally tied to DVSS | 1                | 1                                       | '        | 0     |  |  |
|                          |   | Sz <sup>(3)</sup>       | Х                | Х                                       | Х        | 1     |  |  |
|                          |   | P5.6 (I/O)              | I: 0; O: 1       | 0                                       | 0        | 0     |  |  |
|                          |   | UCA1CLK                 | X <sup>(2)</sup> | 0                                       | 1        | 0     |  |  |
|                          |   | N/A                     | 0                | 4                                       | 0        | 0     |  |  |
| P5.6/UCA1CLK/Sz          | 6 | Internally tied to DVSS | 1                | 1                                       |          | 0     |  |  |
|                          |   | N/A                     | 0                | 4                                       | ,        | 0     |  |  |
|                          |   | Internally tied to DVSS | 1                | 1                                       | 1        | 0     |  |  |
|                          |   | Sz <sup>(3)</sup>       | Х                | Х                                       | Х        | 1     |  |  |
|                          |   | P5.7 (I/O)              | I: 0; O: 1       | 0                                       | 0        | 0     |  |  |
|                          |   | UCA1STE                 | X <sup>(2)</sup> | 0                                       | 1        | 0     |  |  |
|                          |   | N/A                     | 0                | 4                                       | 0        | 0     |  |  |
| P5.7/UCA1STE/TB0CLK/Sz   | 7 | Internally tied to DVSS | 1                | 1                                       | 0        | 0     |  |  |
|                          |   | TB0CLK                  | 0                | 4                                       | 1        | 0     |  |  |
|                          |   | Internally tied to DVSS | 1                | 1                                       |          | 0     |  |  |
|                          |   | Sz <sup>(3)</sup>       | X                | Х                                       | Х        | 1     |  |  |


<sup>(1)</sup> X = Don't care.

<sup>(2)</sup> Direction controlled by eUSCI\_A1 module.

<sup>(3)</sup> The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 5.11.24.10 Port P6 (P6.0 to P6.6) Input/Output With Schmitt Trigger

Figure 5-6 shows the port diagram. and summarize the selection of the pin function.



A. The inputs from several pins toward a module are ORed together.

Figure 5-6. Port P6 (P6.0 to P6.6) Diagram



Port P6 (P6.0 to P6.2) Pin Functions

| DIN NAME (DC v)  |   | FUNCTION                | СО         | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |       |  |  |
|------------------|---|-------------------------|------------|---|----------|-------|--|--|
| PIN NAME (P6.x)  | X | FUNCTION                | P6DIR.x    | P6SEL1.x                                | P6SEL0.x | LCDSz |  |  |
|                  |   | P6.0 (I/O)              | I: 0; O: 1 | 0                                       | 0        | _     |  |  |
|                  |   | N/A                     | 0          | 0                                       | 1        |       |  |  |
| D6 0/D22         | 0 | Internally tied to DVSS | 1          | 0                                       | '        | _     |  |  |
| P6.0/R23         | U | N/A                     | 0          | 4                                       | 0        |       |  |  |
|                  |   | Internally tied to DVSS | 1          | 1                                       | U        | _     |  |  |
|                  |   | R23 <sup>(2)</sup>      | Х          | 1                                       | 1        | _     |  |  |
|                  |   | P6.1 (I/O)              | I: 0; O: 1 | 0                                       | 0        | _     |  |  |
|                  |   | N/A                     | 0          | 0                                       | 1        |       |  |  |
| DC 4/D43/I CDDEE |   | Internally tied to DVSS | 1          | 0                                       | Į.       | _     |  |  |
| P6.1/R13/LCDREF  | 1 | N/A                     | 0          | 4                                       | 0        |       |  |  |
|                  |   | Internally tied to DVSS | 1          | 1                                       |          | _     |  |  |
|                  |   | R13/LCDREF (2)          | Х          | 1                                       | 1        | _     |  |  |
|                  |   | P6.2 (I/O)              | I: 0; O: 1 | 0                                       | 0        | _     |  |  |
|                  |   | N/A                     | 0          | 0                                       | 4        |       |  |  |
| DC 0/00LIT/D02   | 2 | COUT                    | 1          | 0                                       | 1        | _     |  |  |
| P6.2/COUT/R03    | 2 | N/A                     | 0          | 1                                       | 0        |       |  |  |
|                  |   | Internally tied to DVSS | 1          | ]                                       |          | _     |  |  |
|                  |   | R03 <sup>(2)</sup>      | Х          | 1                                       | 1        | _     |  |  |

<sup>(1)</sup> X = Don't care.

<sup>(2)</sup> Setting P6SEL1.x and P6SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



SLASEC9 - APRIL 2017

# Port P6 (P6.3 to P6.6) Pin Functions

| DINI NAME (DO)      |   | FUNCTION                | СО         | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |       |  |  |  |
|---------------------|---|-------------------------|------------|---|----------|-------|--|--|--|
| PIN NAME (P6.x)     | X | FUNCTION                | P6DIR.x    | P6SEL1.x                                | P6SEL0.x | LCDSz |  |  |  |
|                     |   | P6.3 (I/O)              | I: 0; O: 1 | 0                                       | 0        | _     |  |  |  |
|                     |   | N/A                     | 0          | - 0                                     | 4        |       |  |  |  |
| DC 2/COMO           | 3 | Internally tied to DVSS | 1          |   | 1        | _     |  |  |  |
| P6.3/COM0           | 3 | N/A                     | 0          | 4                                       | 0        |       |  |  |  |
|                     |   | Internally tied to DVSS | 1          | 1                                       | U        | _     |  |  |  |
|                     |   | COM0 (2)                | Х          | 1                                       | 1        | -     |  |  |  |
| P6.4/TB0.0/COM1     |   | P6.4 (I/O)              | I: 0; O: 1 | 0                                       | 0        | -     |  |  |  |
|                     |   | TB0CCI0B                | 0          | 0                                       | 1        |       |  |  |  |
|                     | 4 | TB0.0                   | 1          | 0                                       |          | _     |  |  |  |
|                     | 4 | N/A                     | 0          | 1                                       | 0        |       |  |  |  |
|                     |   | Internally tied to DVSS | 1          |   |          | _     |  |  |  |
|                     |   | COM1 (2)                | Х          | 1                                       | 1        | -     |  |  |  |
|                     |   | P6.5 (I/O)              | I: 0; O: 1 | 0                                       | 0        | -     |  |  |  |
|                     |   | TB0CCI1A                | 0          | 0                                       | 1        |       |  |  |  |
| P6.5/TB0.1/COM2     | 5 | TB0.1                   | 1          | 0                                       |          | _     |  |  |  |
| P6.5/1B0.1/COM2     | 5 | N/A                     | 0          | 1                                       | 0        |       |  |  |  |
|                     |   | Internally tied to DVSS | 1          | 1                                       | U        | _     |  |  |  |
|                     |   | COM2 (2)                | X          | 1                                       | 1        | -     |  |  |  |
|                     |   | P6.6 (I/O)              | I: 0; O: 1 | 0                                       | 0        | -     |  |  |  |
|                     |   | TB0CCI2A                | 0          | 0                                       | 1        |       |  |  |  |
| P6.6/TB0.2/COM3     | 6 | TB0.2                   | 1          | U                                       | 1        | _     |  |  |  |
| F0.0/ I DU.2/CUIVI3 | 6 | N/A                     | 0          | 1                                       | 0        |       |  |  |  |
|                     |   | Internally tied to DVSS | 1          |   | U        | _     |  |  |  |
|                     |   | COM3 (2)                | Х          | 1                                       | 1        | -     |  |  |  |

 <sup>(1)</sup> X = Don't care.
 (2) Setting P6SEL1.x and P6SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

# TEXAS INSTRUMENTS

# 5.11.24.11 Port P6 (P6.7) Input/Output With Schmitt Trigger

For the pin diagram, see Figure 5-2. summarizes the selection of the pin function.

# Port P6 (P6.7) Pin Functions

| DIN NAME (DC v) |   | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |  |
|-----------------|---|-------------------------|---|----------|----------|-------|--|
| PIN NAME (P6.x) | X | FUNCTION                | P6DIR.x                                 | P6SEL1.x | P6SEL0.x | LCDSz |  |
|                 |   | P6.7 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |  |
|                 |   | TA0CLK                  | 0                                       | 0        | 1        | 0     |  |
|                 |   | Internally tied to DVSS | 1                                       | U        |          |       |  |
| DC 7/TAOCL K/C- | 7 | N/A                     | 0                                       |          | 0        | 0     |  |
| P6.7/TA0CLK/Sz  | ′ | Internally tied to DVSS | 1                                       | l        |          |       |  |
|                 |   | N/A                     | 0                                       | 4        | 1        | 0     |  |
|                 |   | Internally tied to DVSS | 1                                       | 1        | 1        | 0     |  |
|                 |   | Sz <sup>(2)</sup>       | Х                                       | Х        | Х        | 1     |  |

<sup>(1)</sup> X = Don't care.

<sup>(2)</sup> The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



SLASEC9 - APRIL 2017

# 5.11.24.12 Port P7 (P7.0 to P7.7) Input/Output With Schmitt Trigger

For the pin diagram, see Figure 5-2. and summarize the selection of the pin function.

## Port P7 (P7.0 to P7.3) Pin Functions

|                    |   |                         |            | NTROL BITS | AND SIGNAL | S <sup>(1)</sup> |
|--------------------|---|-------------------------|------------|------------|------------|------------------|
| PIN NAME (P7.x)    | X | FUNCTION                | P7DIR.x    | P7SEL1.x   | P7SEL0.x   | LCDSz            |
|                    |   | P7.0 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                    |   | TAOCLK                  | 0          | 0          | 4          | 0                |
|                    |   | Internally tied to DVSS | 1          | 0          | 1          | 0                |
| D7 0/T4 0 CL 1//C- |   | N/A                     | 0          | 4          | 0          | 0                |
| P7.0/TA0CLK/Sz     | 0 | Internally tied to DVSS | 1          | 1          | 0          | 0                |
|                    |   | N/A                     | 0          | 4          | 4          | 0                |
|                    |   | Internally tied to DVSS | 1          | 1          | 1          | 0                |
|                    |   | Sz <sup>(2)</sup>       | Х          | Х          | Х          | 1                |
| P7.1/TA0.0/ACLK/Sz |   | P7.1 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                    |   | TA0CCI0B                | 0          | 0          | 4          | 0                |
|                    |   | TA0.0                   | 1          | 0          | 1          | 0                |
|                    | 1 | N/A                     | 0          | 4          | 0          | 0                |
|                    | 1 | Internally tied to DVSS | 1          | 1          | U          | 0                |
|                    |   | N/A                     | 0          | 4          | 4          | 0                |
|                    |   | ACLK                    | 1          | 1          | 1          | 0                |
|                    |   | Sz <sup>(2)</sup>       | Х          | Х          | Х          | 1                |
|                    |   | P7.2 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                    |   | TA0CCI1A                | 0          | 0          | 1          | 0                |
|                    |   | TA0.1                   | 1          | 0          |            |                  |
| D7 0/TA0 4/C-      |   | N/A                     | 0          | 4          |            | 0                |
| P7.2/TA0.1/Sz      | 2 | Internally tied to DVSS | 1          | 1          | 0          | 0                |
|                    |   | N/A                     | 0          | 4          | 4          | 0                |
|                    |   | N/A                     | 1          | 1          | 1          | 0                |
|                    |   | Sz <sup>(2)</sup>       | Х          | Х          | Х          | 1                |
|                    |   | P7.3 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                    |   | TA0CCI2A                | 0          | 0          | 4          | 0                |
|                    |   | TA0.2                   | 1          | 0          | 1          | 0                |
| D7 0/TA0 0/C-      | _ | N/A                     | 0          | 4          | 0          | 0                |
| P7.3/TA0.2/Sz      | 3 | Internally tied to DVSS | 1          | 1          | 0          | 0                |
|                    |   | N/A                     | 0          | 4          | 1          | 0                |
|                    |   | Internally tied to DVSS | 1          | 1          |            | 0                |
|                    |   | Sz <sup>(2)</sup>       | Х          | Х          | Х          | 1                |

X = Don't care.

The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



Port P7 (P7.4 to P7.7) Pin Functions

| DIN NAME (DZ.)        |   | FUNCTION                | 1          | NTROL BITS | AND SIGNAL | S <sup>(1)</sup> |
|-----------------------|---|-------------------------|------------|------------|------------|------------------|
| PIN NAME (P7.x)       | X | FUNCTION                | P7DIR.x    | P7SEL1.x   | P7SEL0.x   | LCDSz            |
|                       |   | P7.4 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                       |   | N/A                     | 0          | 0          | 4          | 0                |
|                       |   | Internally tied to DVSS | 1          | 0          | 1          | 0                |
| D7 4/0MCL 1//0-       | 4 | N/A                     | 0          | 4          | 0          | 0                |
| P7.4/SMCLK/Sz         | 4 | Internally tied to DVSS | 1          | 1          | U          | U                |
|                       |   | N/A                     | 0          | 4          | 1          | 0                |
|                       |   | SMCLK                   | 1          | 1          | 1          | 0                |
|                       |   | Sz <sup>(2)</sup>       | Х          | Х          | Х          | 1                |
| P7.5/TA0.2/Sz         |   | P7.5 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                       |   | TA0CCI2A                | 0          | 0          | 4          | 0                |
|                       |   | TA0.2                   | 1          | 0          | 1          | 0                |
|                       | 5 | N/A                     | 0          | 4          | 0          | 0                |
|                       | 5 | Internally tied to DVSS | 1          | 1          | U          | 0                |
|                       |   | N/A                     | 0          | 4          | 1          | 0                |
|                       |   | Internally tied to DVSS | 1          | 1          | 1          | 0                |
|                       |   | Sz <sup>(2)</sup>       | Х          | Х          | Х          | 1                |
|                       |   | P7.6 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                       |   | TA0CCI1A                | 0          | 0          | 1          | 0                |
|                       |   | TA0.1                   | 1          |            |            | 0                |
| D7 C/TAO 4/C-         | _ | N/A                     | 0          | 4          |            | 0                |
| P7.6/TA0.1/Sz         | 6 | Internally tied to DVSS | 1          | 1          | 0          | 0                |
|                       |   | N/A                     | 0          | 1          | 4          | 0                |
|                       |   | Internally tied to DVSS | 1          | 1          | 1          | U                |
|                       |   | Sz <sup>(2)</sup>       | Х          | Х          | Х          | 1                |
|                       |   | P7.7 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                       |   | N/A                     | 0          | 0          | 4          | 0                |
|                       |   | Internally tied to DVSS | 1          |            | 1          | 0                |
| DE TELL OFFICIALITY   | _ | TA1.CCI2A               | 0          |            |            |                  |
| P7.7/TA1.2/TB0OUTH/Sz | 7 | TA1.2                   | 1          | 1          | 0          | 0                |
|                       |   | TB0OUTH                 | 0          | 4          | 1          | 0                |
|                       |   |                         |            | 1          |            | 0                |
|                       |   | Internally tied to DVSS | 1          |            |            |                  |

 <sup>(1)</sup> X = Don't care.
 (2) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



SLASEC9 - APRIL 2017

# 5.11.24.13 Port P8 (P8.0 to P8.3) Input/Output With Schmitt Trigger

For the pin diagram, see Figure 5-2. summarizes the selection of the pin function.

#### Port P8 (P8.0 to P8.3) Pin Functions

| DINI NAME (DO)  |   | FUNCTION                | СО         | NTROL BITS | AND SIGNAL | S <sup>(1)</sup> |
|-----------------|---|-------------------------|------------|------------|------------|------------------|
| PIN NAME (P8.x) | X | FUNCTION                | P8DIR.x    | P8SEL1.x   | P8SEL0.x   | LCDSz            |
|                 |   | P8.0 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                 |   | N/A                     | 0          | 0          | 4          | 0                |
|                 |   | Internally tied to DVSS | 1          | 0          | 1          | 0                |
| D0 0/DT001 K/0- |   | N/A                     | 0          | 4          | 0          | ^                |
| P8.0/RTCCLK/Sz  | 0 | Internally tied to DVSS | 1          | 1          | 0          | 0                |
|                 |   | N/A                     | 0          |            |            | •                |
|                 |   | RTCCLK                  | 1          | 1          | 1          | 0                |
|                 |   | Sz <sup>(2)</sup>       | X          | Х          | Х          | 1                |
| P8.1/DMAE0/Sz   |   | P8.1 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                 |   | N/A                     | 0          | 0          | 1          | 0                |
|                 |   | Internally tied to DVSS | 1          |            |            |                  |
|                 |   | N/A                     | 0          |            | 0          | _                |
|                 | 1 | Internally tied to DVSS | 1          | 1          | 0          | 0                |
|                 |   | DMA0E                   | 0          |            |            |                  |
|                 |   | Internally tied to DVSS | 1          | 1          | 1          | 0                |
|                 |   | Sz <sup>(2)</sup>       | X          | Х          | Х          | 1                |
|                 |   | P8.2 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                 |   | N/A                     | 0          |            |            | _                |
|                 |   | Internally tied to DVSS | 1          | 0          | 1          | 0                |
|                 |   | N/A                     | 0          |            | 0          |                  |
| P8.2/Sz         | 2 | Internally tied to DVSS | 1          | 1          |            | 0                |
|                 |   | N/A                     | 0          |            |            | _                |
|                 |   | Internally tied to DVSS | 1          | 1          | 1          | 0                |
|                 |   | Sz <sup>(2)</sup>       | X          | Х          | Х          | 1                |
|                 |   | P8.3 (I/O)              | I: 0; O: 1 | 0          | 0          | 0                |
|                 |   | N/A                     | 0          |            |            | _                |
|                 |   | Internally tied to DVSS | 1          | 0          | 1          | 0                |
| D0 0/MOLIV/0    |   | N/A                     | 0          |            |            | •                |
| P8.3/MCLK/Sz    | 3 | Internally tied to DVSS | 1          | 1          | 0          | 0                |
|                 |   | N/A                     | 0          |            | 1          | 0                |
|                 |   | MCLK                    | 1          | 1          |            |                  |
|                 |   | Sz <sup>(2)</sup>       | X          | Х          | X          | 1                |

X = Don't care.

The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

# 5.11.24.14 Port P8 (P8.4 to P8.7) Input/Output With Schmitt Trigger

Figure 5-7 shows the port diagram. summarizes the selection of the pin function.




Figure 5-7. Port P8 (P8.4 to P8.7) Diagram



SLASEC9 - APRIL 2017

### Port P8 (P8.4 to P8.7) Pin Functions

| DIN MAME (DO)   |   | FUNCTION                | CONTRO     | L BITS AND SI | GNALS <sup>(1)</sup> |
|-----------------|---|-------------------------|------------|---------------|----------------------|
| PIN NAME (P8.x) | X | FUNCTION                | P8DIR.x    | P8SEL1.x      | P8SEL0.x             |
|                 |   | P8.4 (I/O)              | I: 0; O: 1 | 0             | 0                    |
|                 |   | N/A                     | 0          | 0             | 1                    |
| P8.4/A7/C7      | 4 | Internally tied to DVSS | 1          | U             | ı                    |
|                 | 4 | N/A                     | 0          | 1             | 0                    |
|                 |   | Internally tied to DVSS | 1          | <b>'</b>      | U                    |
|                 |   | A7/C7 (2) (3)           | X          | 1             | 1                    |
| P8.5/A6/C6      |   | P8.5 (I/O)              | I: 0; O: 1 | 0             | 0                    |
|                 |   | N/A                     | 0          | 0             | 4                    |
|                 | _ | Internally tied to DVSS | 1          | 0             | 1                    |
|                 | 5 | N/A                     | 0          | 4             | 0                    |
|                 |   | Internally tied to DVSS | 1          | 1             | U                    |
|                 |   | A6/C6 (2) (3)           | Х          | 1             | 1                    |
|                 |   | P8.6 (I/O)              | I: 0; O: 1 | 0             | 0                    |
|                 |   | N/A                     | 0          | 0             | 4                    |
| P8.6/A5/C5      | 6 | Internally tied to DVSS | 1          | U             | 1                    |
| P6.0/A5/C5      | В | N/A                     | 0          | 4             | 0                    |
|                 |   | Internally tied to DVSS | 1          | 1             | 0                    |
|                 |   | A5/C5 (2) (3)           | Х          | 1             | 1                    |
|                 |   | P8.7 (I/O)              | I: 0; O: 1 | 0             | 0                    |
|                 |   | N/A                     | 0          | 0             | 4                    |
| D0 7/0 4/0 4    | _ | Internally tied to DVSS | 1          | 0             | 1                    |
| P8.7/A4/C4      | 7 | N/A                     | 0          | 1             | 0                    |
|                 |   | Internally tied to DVSS | 1          |               | U                    |
|                 |   | A4/C4 (2) (3)           | Х          | 1             | 1                    |

X = Don't care.

Setting P8SEL1.x and P8SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when

applying analog signals.

Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

# TEXAS INSTRUMENTS

# 5.11.24.15 Port P9 (P9.0 to P9.3) Input/Output With Schmitt Trigger

Figure 5-8 shows the port diagram. summarizes the selection of the pin function.




Figure 5-8. Port P9 (P9.0 to P9.3) Diagram

### Port P9 (P9.0 to P9.3) Pin Functions

| DIN NAME (DO.)               |   | FUNCTION                  |            | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |  |  |
|------------------------------|---|---------------------------|------------|---|----------|--|--|
| PIN NAME (P9.x)              | X | FUNCTION                  | P9DIR.x    | P9SEL1.x                                | P9SEL0.x |  |  |
|                              |   | P9.0 (I/O)                | I: 0; O: 1 | 0                                       | 0        |  |  |
| P9.0/ESICH0/ESITEST0/A8/C8   |   | N/A                       | 0          | 0                                       | 1        |  |  |
|                              | 0 | Internally tied to DVSS   | 1          |   | ı        |  |  |
|                              |   | ESITESTO <sup>(2)</sup>   | Х          | 1                                       | 0        |  |  |
|                              |   | ESICH0/A8/C8 (2)(3)(4)    | Х          | 1                                       | 1        |  |  |
| P9.1/ESICH1/ESITEST1/A9/C9   |   | P9.1 (I/O)                | I: 0; O: 1 | 0                                       | 0        |  |  |
|                              |   | N/A                       | 0          | 0                                       | 1        |  |  |
|                              | 1 | Internally tied to DVSS   | 1          | 0                                       | 1        |  |  |
|                              |   | ESITEST1 (2)              | Х          | 1                                       | 0        |  |  |
|                              |   | ESICH1/A9/C9 (2)(3)(4)    | Х          | 1                                       | 1        |  |  |
|                              |   | P9.2 (I/O)                | I: 0; O: 1 | 0                                       | 0        |  |  |
|                              |   | N/A                       | 0          | 0                                       | 1        |  |  |
| P9.2/ESICH2/ESITEST2/A10/C10 | 2 | Internally tied to DVSS   | 1          | 0                                       | 1        |  |  |
|                              |   | ESITEST2 <sup>(2)</sup>   | Х          | 1                                       | 0        |  |  |
|                              |   | ESICH2/A10/C10 (2)(3)(4)  | Х          | 1                                       | 1        |  |  |
|                              |   | P9.3 (I/O)                | I: 0; O: 1 | 0                                       | 0        |  |  |
|                              |   | N/A                       | 0          | 0                                       | 4        |  |  |
| P9.3/ESICH3/ESITEST3/A11/C11 | 3 | Internally tied to DVSS   | 1          | 0                                       | 1        |  |  |
|                              |   | ESITEST3 <sup>(2)</sup>   | Х          | 1                                       | 0        |  |  |
|                              |   | ESICH3/A11/C11 (2) (3)(4) | X          | 1                                       | 1        |  |  |

<sup>(1)</sup> X = Don't care.

<sup>(2)</sup> Setting P9SEL1.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

<sup>(3)</sup> Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD x bit

automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

(4) Depending on the configuration of the ESI module other ESICHx pins are stimulated as well and thus should have the input Schmitt triggers disabled (with P9SEL1.x = 1) and cannot be used as digital I/O, ADC or comparator inputs.

# 5.11.24.16 Port P9 (P9.4 to P9.7) Input/Output With Schmitt Trigger

Figure 5-9 shows the port diagram. summarizes the selection of the pin function.




Figure 5-9. Port P9 (P9.4 to P9.7) Diagram

SLASEC9 - APRIL 2017

### Port P9 (P9.4 to P9.7) Pin Functions

| DIN NAME (DO)       |   | FUNCTION                  | CONTRO     | L BITS AND SI | GNALS <sup>(1)</sup> |
|---------------------|---|---------------------------|------------|---------------|----------------------|
| PIN NAME (P9.x)     | X | FUNCTION                  | P9DIR.x    | P9SEL1.x      | P9SEL0.x             |
|                     |   | P9.4 (I/O)                | I: 0; O: 1 | 0             | 0                    |
|                     |   | N/A                       | 0          | 0             | 4                    |
| P9.4/ESICI0/A12/C12 |   | Internally tied to DVSS   | 1          | 0             | 1                    |
|                     | 4 | N/A                       | 0          | 4             | 0                    |
|                     |   | Internally tied to DVSS   | 1          | 1             | 0                    |
|                     |   | ESICIO/A12/C12 (2) (3)(4) | X          | 1             | 1                    |
| P9.5/ESICI1/A13/C13 |   | P9.5 (I/O)                | I: 0; O: 1 | 0             | 0                    |
|                     |   | N/A                       | 0          |               | _                    |
|                     | _ | Internally tied to DVSS   | 1          | 0             | 1                    |
|                     | 5 | N/A                       | 0          |               |                      |
|                     |   | Internally tied to DVSS   | 1          | 1             | 0                    |
|                     |   | ESICI1/A13/C13 (2) (3)(4) | X          | 1             | 1                    |
|                     |   | P9.6 (I/O)                | I: 0; O: 1 | 0             | 0                    |
|                     |   | N/A                       | 0          | 0             | 4                    |
| D0 0/E01010/A44/044 |   | Internally tied to DVSS   | 1          | 0             | 1                    |
| P9.6/ESICI2/A14/C14 | 6 | N/A                       | 0          | 4             |                      |
|                     |   | Internally tied to DVSS   | 1          | 1             | 0                    |
|                     |   | ESICI2/A14/C14 (2) (3)(4) | X          | 1             | 1                    |
|                     |   | P9.7 (I/O)                | I: 0; O: 1 | 0             | 0                    |
|                     |   | N/A                       | 0          |               | _                    |
| D0 7/501010/A45/045 |   | Internally tied to DVSS   | 1          | 0             | 1                    |
| P9.7/ESICI3/A15/C15 | 7 | N/A                       | 0          | 4             |                      |
|                     |   | Internally tied to DVSS   | 1          | 1             | 0                    |
|                     |   | ESICI3/A15/C15 (2) (3)(4) | X          | 1             | 1                    |

X = Don't care.

Setting P9SEL1.x and P9SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when

applying analog signals.
Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

Depending on the configuration of the ESI module, other ESICI2/ pins are used, and thus should have the input Schmitt triggers

disabled (with P9SEL1.x = 1 and P9SEL0.x = 1) and cannot be used as digital I/O, ADC, or comparator inputs.

# TEXAS INSTRUMENTS

# 5.11.24.17 Port P10 (P10.0 to P10.2) Input/Output With Schmitt Trigger

For the pin diagram, see Figure 5-2. summarizes the selection of the pin function.

# Port P10 (P10.0 to P10.2) Pin Functions

| DIN NAME (D40)          |   | FUNCTION                | СО         | CONTROL BITS AND SIGNALS <sup>(1)</sup> |           |       |  |  |
|-------------------------|---|-------------------------|------------|---|-----------|-------|--|--|
| PIN NAME (P10.x)        | X | FUNCTION                | P10DIR.x   | P10SEL1.x                               | P10SEL0.x | LCDSz |  |  |
|                         |   | P10.0 (I/O)             | I: 0; O: 1 | 0                                       | 0         | 0     |  |  |
|                         |   | N/A                     | 0          | 0                                       | 1         | 0     |  |  |
|                         |   | Internally tied to DVSS | 1          | U                                       | I         | U     |  |  |
| P10.0/SMCLK/Sz          | 0 | N/A                     | 0          | 1                                       | 0         | 0     |  |  |
| P10.0/SMCLR/S2          | U | Internally tied to DVSS | 1          | I                                       | U         | U     |  |  |
|                         |   | N/A                     | 0          | 1                                       | 1         | 0     |  |  |
|                         |   | SMCLK                   | 1          | ı                                       | 1         | U     |  |  |
|                         |   | Sz <sup>(2)</sup>       | X          | X                                       | Х         | 1     |  |  |
|                         |   | P10.1 (I/O)             | I: 0; O: 1 | 0                                       | 0         | 0     |  |  |
|                         |   | TA0.CCI0B               | 0          | 0                                       | 1         | 0     |  |  |
|                         |   | TA0.0                   | 1          | U                                       | Į.        | U     |  |  |
| P10.1/TA0.0/Sz          | 1 | N/A                     | 0          | 1                                       | 0         | 0     |  |  |
| F 10.1/1A0.0/32         | ' | Internally tied to DVSS | 1          |   | 0         | U     |  |  |
|                         |   | N/A                     | 0          | 1                                       | 1         | 0     |  |  |
|                         |   | Internally tied to DVSS | 1          | ļ                                       |           | U     |  |  |
|                         |   | Sz <sup>(2)</sup>       | Х          | Х                                       | X         | 1     |  |  |
|                         |   | P10.2 (I/O)             | I: 0; O: 1 | 0                                       | 0         | 0     |  |  |
|                         |   | TA1.CCI0B               | 0          | 0                                       | 1         | 0     |  |  |
|                         |   | TA1.0                   | 1          | U                                       | Į.        | U     |  |  |
| P10.2/TA1.0/SMCLK/Sz    | 2 | N/A                     | 0          | 1                                       | 0         | 0     |  |  |
| 1 10.2/1A1.0/SIVIOLIV32 | 2 | Internally tied to DVSS | 1          | I                                       | 0         | U     |  |  |
|                         |   | N/A                     | 0          | 1                                       | 1         | 0     |  |  |
|                         |   | SMCLK                   | 1          | I                                       | I         | U     |  |  |
|                         |   | Sz <sup>(2)</sup>       | Х          | Х                                       | X         | 1     |  |  |

<sup>(1)</sup> X = Don't care.

<sup>(2)</sup> The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



# 5.11.24.18 Port PJ (PJ.4 and PJ.5) Input/Output With Schmitt Trigger

Figure 5-10 and Figure 5-11 show the port diagrams. summarizes the selection of the pin function.




Figure 5-10. Port PJ (PJ.4) Diagram






Figure 5-11. Port PJ (PJ.5) Diagram



SLASEC9 - APRIL 2017

# Port PJ (PJ.4 and PJ.5) Pin Functions

|                 |   | 1 01110 (               | CONTROL BITS AND SIGNALS <sup>(1)</sup> |                    |                    |          |          |                  |  |
|-----------------|---|-------------------------|---|--------------------|--------------------|----------|----------|------------------|--|
| PIN NAME (PJ.x) |   | FUNCTION                | PJDIR.x                                 | PJSEL1.5           | PJSEL0.5           | PJSEL1.4 | PJSEL0.4 | LFXT<br>BYPASS   |  |
|                 |   | PJ.4 (I/O)              | l: 0; O: 1                              | Х                  | Х                  | 0        | 0        | Х                |  |
|                 |   | N/A                     | 0                                       | X                  | X                  | 4        | X        | Х                |  |
| PJ.4/LFXIN      | 4 | Internally tied to DVSS | 1                                       |                    | ^                  | '        | ^        | ^                |  |
|                 |   | LFXIN crystal mode (2)  | Χ                                       | Х                  | Х                  | 0        | 1        | 0                |  |
|                 |   | LFXIN bypass mode (2)   | Χ                                       | Х                  | Х                  | 0        | 1        | 1                |  |
|                 |   |                         | I: 0; O: 1                              | 0                  | 0                  | 0        | 0        | 0                |  |
|                 |   | PJ.5 (I/O)              |   |                    |                    | 1        | Х        |                  |  |
|                 |   |                         |   |                    |                    | Х        | Х        | 1 <sup>(3)</sup> |  |
|                 |   |                         | 0                                       | see <sup>(4)</sup> |                    | 0        | 0        | - 0              |  |
| PJ.5/LFXOUT     | 5 | N/A                     |   |                    | see <sup>(4)</sup> | 1        | Х        |                  |  |
| PJ.5/LFXOUT     | 5 |                         |   |                    |                    | Х        | X        | 1 <sup>(3)</sup> |  |
|                 |   |                         |   |                    |                    | 0        | 0        |                  |  |
|                 |   | Internally tied to DVSS | 1                                       | see <sup>(4)</sup> | see <sup>(4)</sup> | 1        | Х        | 0                |  |
|                 |   |                         |   |                    |                    | Х        | Х        | 1 <sup>(3)</sup> |  |
|                 |   | LFXOUT crystal mode (2) | Х                                       | Х                  | Х                  | 0        | 1        | 0                |  |

X = Don't care.


Setting PJSEL1.4 = 0 and PJSEL0.4 = 1 causes the general-purpose I/O to be disabled. When LFXTBYPASS = 0, PJ.4 and PJ.5 are configured for crystal operation and PJSEL1.5 and PJSEL0.5 are don't care. When LFXTBYPASS = 1, PJ.4 is configured for bypass operation and PJ.5 is configured as general-purpose I/O.

 <sup>(3)</sup> When PJ.4 is configured in bypass mode, PJ.5 is configured as general-purpose I/O.
 (4) With PJSEL0.5 = 1 or PJSEL1.5 =1 the general-purpose I/O functionality is disabled. No input function is available. When configured as output, the pin is actively pulled to zero.

# **NSTRUMENTS**

# 5.11.24.19 Port PJ (PJ.6 and PJ.7) Input/Output With Schmitt Trigger


Figure 5-12 and Figure 5-13 show the port diagrams. summarizes the selection of the pin function.



NOTE: Functional representation only.

Figure 5-12. Port PJ (PJ.6) Diagram

108



NOTE: Functional representation only.

Figure 5-13. Port PJ (PJ.7) Diagram



# Port PJ (PJ.6 and PJ.7) Pin Functions

|                 |   |                           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |                    |                    |          |          |                  |
|-----------------|---|---------------------------|---|--------------------|--------------------|----------|----------|------------------|
| PIN NAME (PJ.x) | x | FUNCTION                  | PJDIR.x                                 | PJSEL1.7           | PJSEL0.7           | PJSEL1.6 | PJSEL0.6 | HFXT<br>BYPASS   |
|                 |   | PJ.6 (I/O)                | I: 0; O: 1                              | X                  | Х                  | 0        | 0        | Х                |
|                 |   | N/A                       | 0                                       | Х                  | x                  | 1        | X        | Х                |
| PJ.6/HFXIN      | 6 | Internally tied to DVSS   | 1                                       | ^                  |                    | '        | ^        | ^                |
|                 |   | HFXIN crystal mode (2)    | Χ                                       | Χ                  | Χ                  | 0        | 1        | 0                |
|                 |   | HFXIN bypass mode (2)     | Χ                                       | Х                  | Х                  | 0        | 1        | 1                |
|                 |   | PJ.7 (I/O)                | I: 0; O: 1                              | 0                  | 0                  | 0        | 0        | 1 0 1 (3) 0      |
|                 |   |                           |   |                    |                    | 1        | X        |                  |
|                 |   |                           |   |                    |                    | Х        | Х        |                  |
|                 |   |                           |   |                    |                    | 0        |          | 0                |
| D L 7/LIEVOLIT  | 7 | N/A                       | 0                                       | see <sup>(4)</sup> | see <sup>(4)</sup> | 1        | Х        | U                |
| PJ.7/HFXOUT     | / |                           |   |                    |                    | Х        | X        | 1 <sup>(3)</sup> |
|                 |   | Internally tied to DVSS 1 |   |                    |                    | 0        | 0        | 0                |
|                 |   |                           | 1                                       | see <sup>(4)</sup> | see <sup>(4)</sup> | 1        | Х        | U                |
|                 |   |                           |   |                    |                    | Х        | Х        | 1 <sup>(3)</sup> |
|                 |   | HFXOUT crystal mode (2)   | Х                                       | Х                  | Х                  | 0        | 1        | 0                |


X = Don't care.

Setting PJSEL1.6 = 0 and PJSEL0.6 = 1 causes the general-purpose I/O to be disabled. When HFXTBYPASS = 0, PJ.6 and PJ.7 are configured for crystal operation and PJSEL1.6 and PJSEL0.7 are don't care. When HFXTBYPASS = 1, PJ.6 is configured for bypass operation and PJ.7 is configured as general-purpose I/O.

 <sup>(3)</sup> When PJ.6 is configured in bypass mode, PJ.7 is configured as general-purpose I/O.
 (4) With PJSEL0.7 = 1 or PJSEL1.7 =1 the general-purpose I/O functionality is disabled. No input function is available. When configured as output, the pin is actively pulled to zero.

# 5.11.24.20 Port PJ (PJ.0 to PJ.3) JTAG Pins TDO, TMS, TCK, TDI/TCLK, Input/Output With Schmitt **Trigger**

Figure 5-14 shows the port diagram. summarizes the selection of the pin function.



NOTE: Functional representation only.

Figure 5-14. Port PJ (PJ.0 to PJ.3) Diagram



Port PJ (PJ.0 to PJ.3) Pin Functions

| DIN NAME (D.L.:)  |   | FUNCTION                       | CONTRO     | CONTROL BITS OR SIGNALS <sup>(1)</sup> |          |  |  |
|-------------------|---|--------------------------------|------------|--|----------|--|--|
| PIN NAME (PJ.x)   | X |                                | PJDIR.x    | PJSEL1.x                               | PJSEL0.x |  |  |
|                   |   | PJ.0 (I/O) <sup>(2)</sup>      | I: 0; O: 1 | 0                                      | 0        |  |  |
|                   |   | TDO (3)                        | X          | Х                                      | X        |  |  |
|                   |   | TB0OUTH                        | 0          | 0                                      | 1        |  |  |
| PJ.0/TDO/TB0OUTH/ | 0 | SMCLK <sup>(4)</sup>           | 1          | U                                      |          |  |  |
| SMCLK/SRSCG1      | 0 | N/A                            | 0          | -<br>- 1                               | 0        |  |  |
|                   |   | CPU Status Register Bit SCG1   | 1          | l                                      |          |  |  |
|                   |   | N/A                            | 0          | -<br>- 1                               | 1        |  |  |
|                   |   | Internally tied to DVSS        | 1          | '                                      | Į.       |  |  |
|                   |   | PJ.1 (I/O) <sup>(2)</sup>      | I: 0; O: 1 | 0                                      | 0        |  |  |
|                   |   | TDI/TCLK (3) (5)               | X          | Х                                      | Х        |  |  |
|                   |   | N/A                            | 0          | 0                                      | 1        |  |  |
| PJ.1/TDI/TCLK/    | 1 | MCLK                           | 1          |  |          |  |  |
| MCLK/SRSCG0       | 1 | N/A                            | 0          | 4                                      | 0        |  |  |
|                   |   | CPU Status Register Bit SCG0   | 1          | 1                                      |          |  |  |
|                   |   | N/A                            | 0          | - 1                                    | 1        |  |  |
|                   |   | Internally tied to DVSS        | 1          | 1                                      |          |  |  |
|                   |   | PJ.2 (I/O) <sup>(2)</sup>      | I: 0; O: 1 | 0                                      | 0        |  |  |
|                   |   | TMS (3) (5)                    | X          | Х                                      | Х        |  |  |
|                   |   | N/A                            | 0          | 0                                      | 1        |  |  |
| PJ.2/TMS/ACLK/    | 2 | ACLK                           | 1          | 0                                      | '        |  |  |
| SROSCOFF          | 2 | N/A                            | 0          | 1                                      | 0        |  |  |
|                   |   | CPU Status Register Bit OSCOFF | 1          |  |          |  |  |
|                   |   | N/A                            | 0          |  | 1        |  |  |
|                   |   | Internally tied to DVSS        | 1          | 1                                      |          |  |  |
|                   |   | PJ.3 (I/O) <sup>(2)</sup>      | I: 0; O: 1 | 0                                      | 0        |  |  |
|                   |   | TCK (3) (5)                    | X          | Х                                      | X        |  |  |
|                   |   | N/A                            | 0          | - 0                                    | 1        |  |  |
| PJ.3/TCK/COUT/    | 3 | COUT                           | 1          | U                                      | I I      |  |  |
| SRCPUOFF          | 3 | N/A                            | 0          |  |          |  |  |
|                   |   | CPU Status Register Bit CPUOFF | 1 1        |  | 0        |  |  |
|                   |   | N/A                            | 0          | - 1                                    | 1        |  |  |
|                   |   | Internally tied to DVSS        | 1          | '                                      | '        |  |  |

<sup>(1)</sup> X = Don't care

Default condition

The pin direction is controlled by the JTAG module. JTAG mode selection is made through the SYS module or by the Spy-Bi-Wire 4-wire entry sequence. Neither PJSEL1.x and PJSEL0.x nor CEPD.x bits have an effect in these cases.

Do not use this pin as SMCLK output if the TB0OUTH functionality is used on any other pin. Select an alternative SMCLK output pin. In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.

# 5.12 Device Descriptors (TLV)

Table 5-20 summarizes the Device IDs. Table 5-21 lists the contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 5-20. Device ID

| DEVICE       | DEVICE ID |        |  |
|--------------|-----------|--------|--|
| DEVICE       | 01A05h    | 01A04h |  |
| MSP430FR5989 | 081h      | 0ABh   |  |



| DECODIFICA  |                                | MSP430FRxxx | x (UART BSL) | MSP430FRxx | xx1 (I <sup>2</sup> C BSL) |
|-------------|--------------------------------|-------------|--------------|------------|----------------------------|
| DESCRIPTION |                                | ADDRESS     | VALUE        | ADDRESS    | VALUE                      |
|             | Info length                    | 01A00h      | 06h          | 01A00h     | 06h                        |
|             | CRC length                     | 01A01h      | 06h          | 01A01h     | 06h                        |
|             | 000 /                          | 01A02h      | Per unit     | 01A02h     | Per unit                   |
|             | CRC value                      | 01A03h      | Per unit     | 01A03h     | Per unit                   |
| Info Block  | 5 . 15                         | 01A04h      | 0            | 01A04h     |                            |
|             | Device ID                      | 01A05h      | See .        | 01A05h     | See .                      |
|             | Hardware revision              | 01A06h      | Per unit     | 01A06h     | Per unit                   |
|             | Firmware revision              | 01A07h      | Per unit     | 01A07h     | Per unit                   |
|             | Die record tag                 | 01A08h      | 08h          | 01A08h     | 08h                        |
|             | Die record length              | 01A09h      | 0Ah          | 01A09h     | 0Ah                        |
|             |                                | 01A0Ah      | Per unit     | 01A0Ah     | Per unit                   |
|             |                                | 01A0Bh      | Per unit     | 01A0Bh     | Per unit                   |
|             | Lot/wafer ID                   | 01A0Ch      | Per unit     | 01A0Ch     | Per unit                   |
|             |                                | 01A0Dh      | Per unit     | 01A0Dh     | Per unit                   |
| Die Record  | Die X position                 | 01A0Eh      | Per unit     | 01A0Eh     | Per unit                   |
|             |                                | 01A0Fh      | Per unit     | 01A0Fh     | Per unit                   |
|             | Die Y position                 | 01A10h      | Per unit     | 01A10h     | Per unit                   |
|             |                                | 01A11h      | Per unit     | 01A11h     | Per unit                   |
|             |                                | 01A12h      | Per unit     | 01A12h     | Per unit                   |
|             | Test results                   | 01A13h      | Per unit     | 01A13h     | Per unit                   |
|             | ADC12B calibration tag         | 01A14h      | 11h          | 01A14h     | 11h                        |
|             | ADC12B calibration length      | 01A15h      | 10h          | 01A15h     | 10h                        |
|             | (2)                            | 01A16h      | Per unit     | 01A16h     | Per unit                   |
|             | ADC gain factor <sup>(2)</sup> | 01A17h      | Per unit     | 01A17h     | Per unit                   |
|             | 100 (( )(3)                    | 01A18h      | Per unit     | 01A18h     | Per unit                   |
|             | ADC offset <sup>(3)</sup>      | 01A19h      | Per unit     | 01A19h     | Per unit                   |
|             | ADC 1.2-V reference            | 01A1Ah      | Per unit     | 01A1Ah     | Per unit                   |
|             | Temperature sensor 30°C        | 01A1Bh      | Per unit     | 01A1Bh     | Per unit                   |
| ADC12B      | ADC 1.2-V reference            | 01A1Ch      | Per unit     | 01A1Ch     | Per unit                   |
| Calibration | Temperature sensor 95°C        | 01A1Dh      | Per unit     | 01A1Dh     | Per unit                   |
|             | ADC 2.0-V reference            | 01A1Eh      | Per unit     | 01A1Eh     | Per unit                   |
|             | Temperature sensor 30°C        | 01A1Fh      | Per unit     | 01A1Fh     | Per unit                   |
|             | ADC 2.0-V reference            | 01A20h      | Per unit     | 01A20h     | Per unit                   |
|             | Temperature sensor 95°C        | 01A21h      | Per unit     | 01A21h     | Per unit                   |
|             | ADC 2.5-V reference            | 01A22h      | Per unit     | 01A22h     | Per unit                   |
|             | Temperature sensor 30°C        | 01A23h      | Per unit     | 01A23h     | Per unit                   |
|             | ADC 2.5-V reference            | 01A24h      | Per unit     | 01A24h     | Per unit                   |
|             | Temperature sensor 95°C        | 01A25h      | Per unit     | 01A25h     | Per unit                   |

**NSTRUMENTS** 

<sup>(1)</sup> NA = Not applicable, Per unit = Content can differ from device to device

ADC gain: The gain correction factor is measured using the internal voltage reference with REFOUT = 0. Other settings (for example, with REFOUT = 1) can result in different correction factors.

ADC offset: The offset correction factor is measured using the internal 2.5-V reference.

Table 5-21. Device Descriptor Table (1) (continued)

| DESCRIPTION       |                                      | MSP430FRxx | xx (UART BSL) | MSP430FRxxxx1 (I <sup>2</sup> C BSL) |          |
|-------------------|--------------------------------------|------------|---------------|--------------------------------------|----------|
| D                 | ESCRIPTION                           | ADDRESS    | VALUE         | ADDRESS                              | VALUE    |
|                   | REF calibration tag                  | 01A26h     | 12h           | 01A26h                               | 12h      |
|                   | REF calibration length               | 01A27h     | 06h           | 01A27h                               | 06h      |
|                   | DEE 4.2 V reference                  | 01A28h     | Per unit      | 01A28h                               | Per unit |
| REF Calibration   | REF 1.2-V reference                  | 01A29h     | Per unit      | 01A29h                               | Per unit |
| REF Calibration   | DEE 2.0 V reference                  | 01A2Ah     | Per unit      | 01A2Ah                               | Per unit |
|                   | REF 2.0-V reference                  | 01A2Bh     | Per unit      | 01A2Bh                               | Per unit |
|                   | DEE OF Markenson                     | 01A2Ch     | Per unit      | 01A2Ch                               | Per unit |
|                   | REF 2.5-V reference                  | 01A2Dh     | Per unit      | 01A2Dh                               | Per unit |
|                   | 128-bit random number tag            | 01A2Eh     | 15h           | 01A2Eh                               | 15h      |
|                   | Random number length                 | 01A2Fh     | 10h           | 01A2Fh                               | 10h      |
|                   |                                      | 01A30h     | Per unit      | 01A30h                               | Per unit |
|                   |                                      | 01A31h     | Per unit      | 01A31h                               | Per unit |
|                   |                                      | 01A32h     | Per unit      | 01A32h                               | Per unit |
|                   |                                      | 01A33h     | Per unit      | 01A33h                               | Per unit |
|                   |                                      | 01A34h     | Per unit      | 01A34h                               | Per unit |
|                   |                                      | 01A35h     | Per unit      | 01A35h                               | Per unit |
| Random Number     |                                      | 01A36h     | Per unit      | 01A36h                               | Per unit |
| Random Number     | 128-bit random number <sup>(4)</sup> | 01A37h     | Per unit      | 01A37h                               | Per unit |
|                   |                                      | 01A38h     | Per unit      | 01A38h                               | Per unit |
|                   |                                      | 01A39h     | Per unit      | 01A39h                               | Per unit |
|                   |                                      | 01A3Ah     | Per unit      | 01A3Ah                               | Per unit |
|                   |                                      | 01A3Bh     | Per unit      | 01A3Bh                               | Per unit |
|                   |                                      | 01A3Ch     | Per unit      | 01A3Ch                               | Per unit |
|                   |                                      | 01A3Dh     | Per unit      | 01A3Dh                               | Per unit |
|                   |                                      | 01A3Eh     | Per unit      | 01A3Eh                               | Per unit |
|                   |                                      | 01A3Fh     | Per unit      | 01A3Fh                               | Per unit |
|                   | BSL tag                              | 01A40h     | 1Ch           | 01A40h                               | 1Ch      |
| BSL Configuration | BSL length                           | 01A41h     | 02h           | 01A41h                               | 02h      |
| DOL Configuration | BSL interface                        | 01A42h     | 00h           | 01A42h                               | 01h      |
|                   | BSL interface configuration          | 01A43h     | 00h           | 01A43h                               | 48h      |

<sup>(4) 128-</sup>bit random number: The random number is generated during production test using the CryptGenRandom() function from Microsoft®.



# 5.13 Memory

Table 5-22 summarizes the memory map.

Table 5-22. Memory Organization<sup>(1)</sup>

|  |            | MSP430FRxxx9(1)                            |
|--|------------|--|
| Memory (FRAM) Main: interrupt vectors and signatures Main: code memory | Total Size | 127KB<br>00FFFh–00FF80h<br>023FFFh–004400h |
| RAM  | Sect 1     | 2KB<br>0023FFh-001C00h                     |
| Boot memory (ROM)  |            | 256 B<br>001BFFh–001B00h                   |
| Device Descriptor Info (TLV)   |            | 256 B<br>001AFFh–001A00h                   |
|  | Info A     | 128 B<br>0019FFh–001980h                   |
| Information memory   | Info B     | 128 B<br>00197Fh–001900h                   |
| (FRAM)   | Info C     | 128 B<br>0018FFh–001880h                   |
|  | Info D     | 128 B<br>00187Fh–001800h                   |
|  | BSL 3      | 512 B<br>0017FFh–001600h                   |
| Bootloader (BSL)   | BSL 2      | 512 B<br>0015FFh–001400h                   |
| memory (RÒM)   | BSL 1      | 512 B<br>0013FFh–001200h                   |
|  | BSL 0      | 512 B<br>0011FFh–001000h                   |
| Peripherals  | Size       | 4KB<br>000FFFh-000020h                     |
| Tiny RAM   | Size       | 26 B<br>000001Fh-000006h                   |
| Reserved (ROM)   | Size       | 6 B<br>000005h–000000h                     |

<sup>(1)</sup> All address space not listed is considered vacant memory.

116



5.13.1 Peripheral File Map

registers and their offsets for each peripheral.

# Table 5-23 lists the base address for each available peripheral. Table 5-24 through Table 5-59 list the

Table 5-23. Peripherals

| •   |              |                         |  |  |  |
|---|--------------|-------------------------|--|--|--|
| MODULE NAME                                 | BASE ADDRESS | OFFSET ADDRESS<br>RANGE |  |  |  |
| Special Functions (see Table 5-24)          | 0100h        | 000h-01Fh               |  |  |  |
| PMM (see Table 5-25)                        | 0120h        | 000h-01Fh               |  |  |  |
| FRAM Control (see Table 5-26)               | 0140h        | 000h-00Fh               |  |  |  |
| CRC16 (see Table 5-27)                      | 0150h        | 000h-007h               |  |  |  |
| RAM Controller (see Table 5-28)             | 0158h        | 000h-001h               |  |  |  |
| Watchdog Timer (see Table 5-29)             | 015Ch        | 000h-001h               |  |  |  |
| CS (see Table 5-30)                         | 0160h        | 000h-00Fh               |  |  |  |
| SYS (see Table 5-31)                        | 0180h        | 000h-01Fh               |  |  |  |
| Shared Reference (see Table 5-32)           | 01B0h        | 000h-001h               |  |  |  |
| Port P1, P2 (see Table 5-33)                | 0200h        | 000h-01Fh               |  |  |  |
| Port P3, P4 (see Table 5-34)                | 0220h        | 000h-01Fh               |  |  |  |
| Port P5, P6 (see Table 5-35)                | 0240h        | 000h-01Fh               |  |  |  |
| Port P7, P8 (see Table 5-36)                | 0260h        | 000h-01Fh               |  |  |  |
| Port P9, P10 (see Table 5-37)               | 0280h        | 000h-01Fh               |  |  |  |
| Port PJ (see Table 5-38)                    | 0320h        | 000h-01Fh               |  |  |  |
| Timer_A TA0 (see Table 5-39)                | 0340h        | 000h-02Fh               |  |  |  |
| Timer_A TA1 (see Table 5-40)                | 0380h        | 000h-02Fh               |  |  |  |
| Timer_B TB0 (see Table 5-41)                | 03C0h        | 000h-02Fh               |  |  |  |
| Timer_A TA2 (see Table 5-42)                | 0400h        | 000h-02Fh               |  |  |  |
| Capacitive Touch I/O 0 (see Table 5-43)     | 0430h        | 000h-00Fh               |  |  |  |
| Timer_A TA3 (see Table 5-44)                | 0440h        | 000h-02Fh               |  |  |  |
| Capacitive Touch I/O 1 (see Table 5-45)     | 0470h        | 000h-00Fh               |  |  |  |
| Real-Time Clock (RTC_C) (see Table 5-46)    | 04A0h        | 000h-01Fh               |  |  |  |
| 32-Bit Hardware Multiplier (see Table 5-47) | 04C0h        | 000h-02Fh               |  |  |  |
| DMA General Control (see Table 5-48)        | 0500h        | 000h-00Fh               |  |  |  |
| DMA Channel 0 (see Table 5-48)              | 0510h        | 000h-00Fh               |  |  |  |
| DMA Channel 1 (see Table 5-48)              | 0520h        | 000h-00Fh               |  |  |  |
| DMA Channel 2 (see Table 5-48)              | 0530h        | 000h-00Fh               |  |  |  |
| MPU (see Table 5-49)                        | 05A0h        | 000h-00Fh               |  |  |  |
| eUSCI_A0 (see Table 5-50)                   | 05C0h        | 000h-01Fh               |  |  |  |
| eUSCI_A1 (see Table 5-51)                   | 05E0h        | 000h-01Fh               |  |  |  |
| eUSCI_B0 (see Table 5-52)                   | 0640h        | 000h-02Fh               |  |  |  |
| eUSCI_B1 (see Table 5-53)                   | 0680h        | 000h-02Fh               |  |  |  |
| ADC12_B (see Table 5-54)                    | 0800h        | 000h-09Fh               |  |  |  |
| Comparator_E (see Table 5-55)               | 08C0h        | 000h-00Fh               |  |  |  |
| CRC32 (see Table 5-56)                      | 0980h        | 000h-02Fh               |  |  |  |
| AES (see Table 5-57)                        | 09C0h        | 000h-00Fh               |  |  |  |
| LCD_C (see Table 5-58)                      | 0A00h        | 000h-05Fh               |  |  |  |
| ESI (see Table 5-59)                        | 0D00h        | 000h-09Fh               |  |  |  |
| ESI RAM (128 bytes)                         | 0E00h        | 00h-07Fh                |  |  |  |

# Table 5-24. Special Function Registers (Base Address: 0100h)

| REGISTER DESCRIPTION  | REGISTER | OFFSET |
|-----------------------|----------|--------|
| SFR interrupt enable  | SFRIE1   | 00h    |
| SFR interrupt flag    | SFRIFG1  | 02h    |
| SFR reset pin control | SFRRPCR  | 04h    |

# Table 5-25. PMM Registers (Base Address: 0120h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| PMM control 0        | PMMCTL0  | 00h    |
| PMM interrupt flags  | PMMIFG   | 0Ah    |
| PM5 control 0        | PM5CTL0  | 10h    |

### Table 5-26. FRAM Control Registers (Base Address: 0140h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| FRAM control 0       | FRCTL0   | 00h    |
| General control 0    | GCCTL0   | 04h    |
| General control 1    | GCCTL1   | 06h    |

# Table 5-27. CRC16 Registers (Base Address: 0150h)

| REGISTER DESCRIPTION          | REGISTER  | OFFSET |
|-------------------------------|-----------|--------|
| CRC data input                | CRC16DI   | 00h    |
| CRC data input reverse byte   | CRCDIRB   | 02h    |
| CRC initialization and result | CRCINIRES | 04h    |
| CRC result reverse byte       | CRCRESR   | 06h    |

### Table 5-28. RAM Controller Registers (Base Address: 0158h)

| REGISTER DESCRIPTION     | REGISTER | OFFSET |
|--------------------------|----------|--------|
| RAM controller control 0 | RCCTL0   | 00h    |

# Table 5-29. Watchdog Registers (Base Address: 015Ch)

| REGISTER DESCRIPTION   | REGISTER | OFFSET |
|------------------------|----------|--------|
| Watchdog timer control | WDTCTL   | 00h    |

# Table 5-30. CS Registers (Base Address: 0160h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| CS control 0         | CSCTL0   | 00h    |
| CS control 1         | CSCTL1   | 02h    |
| CS control 2         | CSCTL2   | 04h    |
| CS control 3         | CSCTL3   | 06h    |
| CS control 4         | CSCTL4   | 08h    |
| CS control 5         | CSCTL5   | 0Ah    |
| CS control 6         | CSCTL6   | 0Ch    |

# Table 5-31. SYS Registers (Base Address: 0180h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| System control       | SYSCTL   | 00h    |
| JTAG mailbox control | SYSJMBC  | 06h    |

SLASEC9 - APRIL 2017

# Table 5-31. SYS Registers (Base Address: 0180h) (continued)

| REGISTER DESCRIPTION        | REGISTER | OFFSET |
|-----------------------------|----------|--------|
| JTAG mailbox input 0        | SYSJMBI0 | 08h    |
| JTAG mailbox input 1        | SYSJMBI1 | 0Ah    |
| JTAG mailbox output 0       | SYSJMBO0 | 0Ch    |
| JTAG mailbox output 1       | SYSJMBO1 | 0Eh    |
| User NMI vector generator   | SYSUNIV  | 1Ah    |
| System NMI vector generator | SYSSNIV  | 1Ch    |
| Reset vector generator      | SYSRSTIV | 1Eh    |

# Table 5-32. Shared Reference Registers (Base Address: 01B0h)

| REGISTER DESCRIPTION     | REGISTER | OFFSET |
|--------------------------|----------|--------|
| Shared reference control | REFCTL   | 00h    |

# Table 5-33. Port P1, P2 Registers (Base Address: 0200h)

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P1 input                 | P1IN     | 00h    |
| Port P1 output                | P1OUT    | 02h    |
| Port P1 direction             | P1DIR    | 04h    |
| Port P1 resistor enable       | P1REN    | 06h    |
| Port P1 selection 0           | P1SEL0   | 0Ah    |
| Port P1 selection 1           | P1SEL1   | 0Ch    |
| Port P1 interrupt vector word | P1IV     | 0Eh    |
| Port P1 complement selection  | P1SELC   | 16h    |
| Port P1 interrupt edge select | P1IES    | 18h    |
| Port P1 interrupt enable      | P1IE     | 1Ah    |
| Port P1 interrupt flag        | P1IFG    | 1Ch    |
| Port P2 input                 | P2IN     | 01h    |
| Port P2 output                | P2OUT    | 03h    |
| Port P2 direction             | P2DIR    | 05h    |
| Port P2 resistor enable       | P2REN    | 07h    |
| Port P2 selection 0           | P2SEL0   | 0Bh    |
| Port P2 selection 1           | P2SEL1   | 0Dh    |
| Port P2 complement selection  | P2SELC   | 17h    |
| Port P2 interrupt vector word | P2IV     | 1Eh    |
| Port P2 interrupt edge select | P2IES    | 19h    |
| Port P2 interrupt enable      | P2IE     | 1Bh    |
| Port P2 interrupt flag        | P2IFG    | 1Dh    |

# Table 5-34. Port P3, P4 Registers (Base Address: 0220h)

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P3 input                 | P3IN     | 00h    |
| Port P3 output                | P3OUT    | 02h    |
| Port P3 direction             | P3DIR    | 04h    |
| Port P3 resistor enable       | P3REN    | 06h    |
| Port P3 selection 0           | P3SEL0   | 0Ah    |
| Port P3 selection 1           | P3SEL1   | 0Ch    |
| Port P3 interrupt vector word | P3IV     | 0Eh    |

# Table 5-34. Port P3, P4 Registers (Base Address: 0220h) (continued)

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P3 complement selection  | P3SELC   | 16h    |
| Port P3 interrupt edge select | P3IES    | 18h    |
| Port P3 interrupt enable      | P3IE     | 1Ah    |
| Port P3 interrupt flag        | P3IFG    | 1Ch    |
| Port P4 input                 | P4IN     | 01h    |
| Port P4 output                | P4OUT    | 03h    |
| Port P4 direction             | P4DIR    | 05h    |
| Port P4 resistor enable       | P4REN    | 07h    |
| Port P4 selection 0           | P4SEL0   | 0Bh    |
| Port P4 selection 1           | P4SEL1   | 0Dh    |
| Port P4 complement selection  | P4SELC   | 17h    |
| Port P4 interrupt vector word | P4IV     | 1Eh    |
| Port P4 interrupt edge select | P4IES    | 19h    |
| Port P4 interrupt enable      | P4IE     | 1Bh    |
| Port P4 interrupt flag        | P4IFG    | 1Dh    |

# Table 5-35. Port P5, P6 Registers (Base Address: 0240h)

| REGISTER DESCRIPTION         | REGISTER | OFFSET |
|------------------------------|----------|--------|
| Port P5 input                | P5IN     | 00h    |
| Port P5 output               | P5OUT    | 02h    |
| Port P5 direction            | P5DIR    | 04h    |
| Port P5 resistor enable      | P5REN    | 06h    |
| Port P5 selection 0          | P5SEL0   | 0Ah    |
| Port P5 selection 1          | P5SEL1   | 0Ch    |
| Reserved                     |          | 0Eh    |
| Port P5 complement selection | P5SELC   | 16h    |
| Reserved                     |          | 18h    |
| Reserved                     |          | 1Ah    |
| Reserved                     |          | 1Ch    |
| Port P6 input                | P6IN     | 01h    |
| Port P6 output               | P6OUT    | 03h    |
| Port P6 direction            | P6DIR    | 05h    |
| Port P6 resistor enable      | P6REN    | 07h    |
| Port P6 selection 0          | P6SEL0   | 0Bh    |
| Port P6 selection 1          | P6SEL1   | 0Dh    |
| Port P6 complement selection | P6SELC   | 17h    |
| Reserved                     |          | 1Eh    |
| Reserved                     |          | 19h    |
| Reserved                     |          | 1Bh    |
| Reserved                     |          | 1Dh    |

# Table 5-36. Port P7, P8 Registers (Base Address: 0260h)

| REGISTER DESCRIPTION    | REGISTER | OFFSET |
|-------------------------|----------|--------|
| Port P7 input           | P7IN     | 00h    |
| Port P7 output          | P7OUT    | 02h    |
| Port P7 direction       | P7DIR    | 04h    |
| Port P7 resistor enable | P7REN    | 06h    |

SLASEC9 - APRIL 2017

Table 5-36. Port P7, P8 Registers (Base Address: 0260h) (continued)

| REGISTER DESCRIPTION         | REGISTER | OFFSET |
|------------------------------|----------|--------|
| Port P7 selection 0          | P7SEL0   | 0Ah    |
| Port P7 selection 1          | P7SEL1   | 0Ch    |
| Reserved                     |          | 0Eh    |
| Port P7 complement selection | P7SELC   | 16h    |
| Reserved                     |          | 18h    |
| Reserved                     |          | 1Ah    |
| Reserved                     |          | 1Ch    |
| Port P8 input                | P8IN     | 01h    |
| Port P8 output               | P8OUT    | 03h    |
| Port P8 direction            | P8DIR    | 05h    |
| Port P8 resistor enable      | P8REN    | 07h    |
| Port P8 selection 0          | P8SEL0   | 0Bh    |
| Port P8 selection 1          | P8SEL1   | 0Dh    |
| Port P8 complement selection | P8SELC   | 17h    |
| Reserved                     |          | 1Eh    |
| Reserved                     |          | 19h    |
| Reserved                     |          | 1Bh    |
| Reserved                     |          | 1Dh    |

Table 5-37. Port P9, P10 Registers (Base Address: 0280h)

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P9 input                 | P9IN     | 00h    |
| Port P9 output                | P9OUT    | 02h    |
| Port P9 direction             | P9DIR    | 04h    |
| Port P9 resistor enable       | P9REN    | 06h    |
| Port P9 selection 0           | P9SEL0   | 0Ah    |
| Port P9 selection 1           | P9SEL1   | 0Ch    |
| Reserved                      |          | 0Eh    |
| Port P9 complement selection  | P9SELC   | 16h    |
| Reserved                      |          | 18h    |
| Reserved                      |          | 1Ah    |
| Reserved                      |          | 1Ch    |
| Port P10 input                | P10IN    | 01h    |
| Port P10 output               | P10OUT   | 03h    |
| Port P10 direction            | P10DIR   | 05h    |
| Port P10 resistor enable      | P10REN   | 07h    |
| Port P10 selection 0          | P10SEL0  | 0Bh    |
| Port P10 selection 1          | P10SEL1  | 0Dh    |
| Port P10 complement selection | P10SELC  | 17h    |
| Reserved                      |          | 1Eh    |
| Reserved                      |          | 19h    |
| Reserved                      |          | 1Bh    |
| Reserved                      |          | 1Dh    |

# Table 5-38. Port J Registers (Base Address: 0320h)

| REGISTER DESCRIPTION         | REGISTER | OFFSET |
|------------------------------|----------|--------|
| Port PJ input                | PJIN     | 00h    |
| Port PJ output               | PJOUT    | 02h    |
| Port PJ direction            | PJDIR    | 04h    |
| Port PJ resistor enable      | PJREN    | 06h    |
| Port PJ selection 0          | PJSEL0   | 0Ah    |
| Port PJ selection 1          | PJSEL1   | 0Ch    |
| Port PJ complement selection | PJSELC   | 16h    |

# Table 5-39. Timer\_A TA0 Registers (Base Address: 0340h)

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA0 control               | TA0CTL   | 00h    |
| Capture/compare control 0 | TA0CCTL0 | 02h    |
| Capture/compare control 1 | TA0CCTL1 | 04h    |
| Capture/compare control 2 | TA0CCTL2 | 06h    |
| Capture/compare control 3 | TA0CCTL3 | 08h    |
| Capture/compare control 4 | TA0CCTL4 | 0Ah    |
| TA0 counter               | TA0R     | 10h    |
| Capture/compare 0         | TA0CCR0  | 12h    |
| Capture/compare 1         | TA0CCR1  | 14h    |
| Capture/compare 2         | TA0CCR2  | 16h    |
| Capture/compare 3         | TA0CCR3  | 18h    |
| Capture/compare 4         | TA0CCR4  | 1Ah    |
| TA0 expansion 0           | TA0EX0   | 20h    |
| TA0 interrupt vector      | TAOIV    | 2Eh    |

# Table 5-40. Timer\_A TA1 Registers (Base Address: 0380h)

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA1 control               | TA1CTL   | 00h    |
| Capture/compare control 0 | TA1CCTL0 | 02h    |
| Capture/compare control 1 | TA1CCTL1 | 04h    |
| Capture/compare control 2 | TA1CCTL2 | 06h    |
| TA1 counter               | TA1R     | 10h    |
| Capture/compare 0         | TA1CCR0  | 12h    |
| Capture/compare 1         | TA1CCR1  | 14h    |
| Capture/compare 2         | TA1CCR2  | 16h    |
| TA1 expansion 0           | TA1EX0   | 20h    |
| TA1 interrupt vector      | TA1IV    | 2Eh    |

# Table 5-41. Timer\_B TB0 Registers (Base Address: 03C0h)

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TB0 control               | TB0CTL   | 00h    |
| Capture/compare control 0 | TB0CCTL0 | 02h    |
| Capture/compare control 1 | TB0CCTL1 | 04h    |
| Capture/compare control 2 | TB0CCTL2 | 06h    |
| Capture/compare control 3 | TB0CCTL3 | 08h    |
| Capture/compare control 4 | TB0CCTL4 | 0Ah    |

Detailed Description

SLASEC9 - APRIL 2017

# Table 5-41. Timer\_B TB0 Registers (Base Address: 03C0h) (continued)

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| Capture/compare control 5 | TB0CCTL5 | 0Ch    |
| Capture/compare control 6 | TB0CCTL6 | 0Eh    |
| TB0 counter               | TB0R     | 10h    |
| Capture/compare 0         | TB0CCR0  | 12h    |
| Capture/compare 1         | TB0CCR1  | 14h    |
| Capture/compare 2         | TB0CCR2  | 16h    |
| Capture/compare 3         | TB0CCR3  | 18h    |
| Capture/compare 4         | TB0CCR4  | 1Ah    |
| Capture/compare 5         | TB0CCR5  | 1Ch    |
| Capture/compare 6         | TB0CCR6  | 1Eh    |
| TB0 expansion 0           | TB0EX0   | 20h    |
| TB0 interrupt vector      | TB0IV    | 2Eh    |

# Table 5-42. Timer\_A TA2 Registers (Base Address: 0400h)

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA2 control               | TA2CTL   | 00h    |
| Capture/compare control 0 | TA2CCTL0 | 02h    |
| Capture/compare control 1 | TA2CCTL1 | 04h    |
| TA2 counter               | TA2R     | 10h    |
| Capture/compare 0         | TA2CCR0  | 12h    |
| Capture/compare 1         | TA2CCR1  | 14h    |
| TA2 expansion 0           | TA2EX0   | 20h    |
| TA2 interrupt vector      | TA2IV    | 2Eh    |

# Table 5-43. Capacitive Touch I/O 0 Registers (Base Address: 0430h)

| REGISTER DESCRIPTION           | REGISTER   | OFFSET |
|--------------------------------|------------|--------|
| Capacitive Touch I/O 0 control | CAPTIO0CTL | 0Eh    |

# Table 5-44. Timer\_A TA3 Registers (Base Address: 0440h)

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA3 control               | TA3CTL   | 00h    |
| Capture/compare control 0 | TA3CCTL0 | 02h    |
| Capture/compare control 1 | TA3CCTL1 | 04h    |
| Capture/compare control 2 | TA3CCTL2 | 06h    |
| Capture/compare control 3 | TA3CCTL3 | 08h    |
| Capture/compare control 4 | TA3CCTL4 | 0Ah    |
| TA3 counter               | TA3R     | 10h    |
| Capture/compare 0         | TA3CCR0  | 12h    |
| Capture/compare 1         | TA3CCR1  | 14h    |
| Capture/compare 2         | TA3CCR2  | 16h    |
| Capture/compare 3         | TA3CCR3  | 18h    |
| Capture/compare 4         | TA3CCR4  | 1Ah    |
| TA3 expansion 0           | TA3EX0   | 20h    |
| TA3 interrupt vector      | TA3IV    | 2Eh    |

# Table 5-45. Capacitive Touch I/O 1 Registers (Base Address: 0470h)

| REGISTER DESCRIPTION           | REGISTER   | OFFSET |
|--------------------------------|------------|--------|
| Capacitive Touch I/O 1 control | CAPTIO1CTL | 0Eh    |

# Table 5-46. RTC\_C Registers (Base Address: 04A0h)

| REGISTER DESCRIPTION         | REGISTER       | OFFSET |
|------------------------------|----------------|--------|
| RTC control 0                | RTCCTL0        | 00h    |
| RTC password                 | RTCPWD         | 01h    |
| RTC control 1                | RTCCTL1        | 02h    |
| RTC control 3                | RTCCTL3        | 03h    |
| RTC offset calibration       | RTCOCAL        | 04h    |
| RTC temperature compensation | RTCTCMP        | 06h    |
| RTC prescaler 0 control      | RTCPS0CTL      | 08h    |
| RTC prescaler 1 control      | RTCPS1CTL      | 0Ah    |
| RTC prescaler 0              | RTCPS0         | 0Ch    |
| RTC prescaler 1              | RTCPS1         | 0Dh    |
| RTC interrupt vector word    | RTCIV          | 0Eh    |
| RTC seconds/counter 1        | RTCSEC/RTCNT1  | 10h    |
| RTC minutes/counter 2        | RTCMIN/RTCNT2  | 11h    |
| RTC hours/counter 3          | RTCHOUR/RTCNT3 | 12h    |
| RTC day of week/counter 4    | RTCDOW/RTCNT4  | 13h    |
| RTC days                     | RTCDAY         | 14h    |
| RTC month                    | RTCMON         | 15h    |
| RTC year                     | RTCYEAR        | 16h    |
| RTC alarm minutes            | RTCAMIN        | 18h    |
| RTC alarm hours              | RTCAHOUR       | 19h    |
| RTC alarm day of week        | RTCADOW        | 1Ah    |
| RTC alarm days               | RTCADAY        | 1Bh    |
| Binary-to-BCD conversion     | BIN2BCD        | 1Ch    |
| BCD-to-Binary conversion     | BCD2BIN        | 1Eh    |

# Table 5-47. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

| REGISTER DESCRIPTION                                    | REGISTER | OFFSET |
|---|----------|--------|
| 16-bit operand 1 – multiply                             | MPY      | 00h    |
| 16-bit operand 1 – signed multiply                      | MPYS     | 02h    |
| 16-bit operand 1 – multiply accumulate                  | MAC      | 04h    |
| 16-bit operand 1 – signed multiply accumulate           | MACS     | 06h    |
| 16-bit operand 2  | OP2      | 08h    |
| 16 x 16 result low word                                 | RESLO    | 0Ah    |
| 16 x 16 result high word                                | RESHI    | 0Ch    |
| 16 x 16 sum extension                                   | SUMEXT   | 0Eh    |
| 32-bit operand 1 – multiply low word                    | MPY32L   | 10h    |
| 32-bit operand 1 – multiply high word                   | MPY32H   | 12h    |
| 32-bit operand 1 – signed multiply low word             | MPYS32L  | 14h    |
| 32-bit operand 1 – signed multiply high word            | MPYS32H  | 16h    |
| 32-bit operand 1 – multiply accumulate low word         | MAC32L   | 18h    |
| 32-bit operand 1 – multiply accumulate high word        | MAC32H   | 1Ah    |
| 32-bit operand 1 – signed multiply accumulate low word  | MACS32L  | 1Ch    |
| 32-bit operand 1 – signed multiply accumulate high word | MACS32H  | 1Eh    |

**NSTRUMENTS** 



Table 5-47. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h) (continued)

| REGISTER DESCRIPTION                      | REGISTER  | OFFSET |
|---|-----------|--------|
| 32-bit operand 2 – low word               | OP2L      | 20h    |
| 32-bit operand 2 – high word              | OP2H      | 22h    |
| 32 × 32 result 0 – least significant word | RES0      | 24h    |
| 32 x 32 result 1                          | RES1      | 26h    |
| 32 x 32 result 2                          | RES2      | 28h    |
| 32 x 32 result 3 – most significant word  | RES3      | 2Ah    |
| MPY32 control 0                           | MPY32CTL0 | 2Ch    |

# Table 5-48. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

| REGISTER DESCRIPTION                   | REGISTER | OFFSET |
|--|----------|--------|
| DMA channel 0 control                  | DMA0CTL  | 00h    |
| DMA channel 0 source address low       | DMA0SAL  | 02h    |
| DMA channel 0 source address high      | DMA0SAH  | 04h    |
| DMA channel 0 destination address low  | DMA0DAL  | 06h    |
| DMA channel 0 destination address high | DMA0DAH  | 08h    |
| DMA channel 0 transfer size            | DMA0SZ   | 0Ah    |
| DMA channel 1 control                  | DMA1CTL  | 00h    |
| DMA channel 1 source address low       | DMA1SAL  | 02h    |
| DMA channel 1 source address high      | DMA1SAH  | 04h    |
| DMA channel 1 destination address low  | DMA1DAL  | 06h    |
| DMA channel 1 destination address high | DMA1DAH  | 08h    |
| DMA channel 1 transfer size            | DMA1SZ   | 0Ah    |
| DMA channel 2 control                  | DMA2CTL  | 00h    |
| DMA channel 2 source address low       | DMA2SAL  | 02h    |
| DMA channel 2 source address high      | DMA2SAH  | 04h    |
| DMA channel 2 destination address low  | DMA2DAL  | 06h    |
| DMA channel 2 destination address high | DMA2DAH  | 08h    |
| DMA channel 2 transfer size            | DMA2SZ   | 0Ah    |
| DMA module control 0                   | DMACTL0  | 00h    |
| DMA module control 1                   | DMACTL1  | 02h    |
| DMA module control 2                   | DMACTL2  | 04h    |
| DMA module control 3                   | DMACTL3  | 06h    |
| DMA module control 4                   | DMACTL4  | 08h    |
| DMA interrupt vector                   | DMAIV    | 0Eh    |

# Table 5-49. MPU Control Registers (Base Address: 05A0h)

| REGISTER DESCRIPTION                  | REGISTER   | OFFSET |
|---------------------------------------|------------|--------|
| MPU control 0                         | MPUCTL0    | 00h    |
| MPU control 1                         | MPUCTL1    | 02h    |
| MPU segmentation border 2             | MPUSEGB2   | 04h    |
| MPU segmentation border 1             | MPUSEGB1   | 06h    |
| MPU access management                 | MPUSAM     | 08h    |
| MPU IP control 0                      | MPUIPC0    | 0Ah    |
| MPU IP encapsulation segment border 2 | MPUIPSEGB2 | 0Ch    |
| MPU IP encapsulation segment border 1 | MPUIPSEGB1 | 0Eh    |

# Table 5-50. eUSCI\_A0 Registers (Base Address: 05C0h)

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0        | UCA0CTLW0  | 00h    |
| eUSCI _A control word 1       | UCA0CTLW1  | 02h    |
| eUSCI_A baud rate 0           | UCA0BR0    | 06h    |
| eUSCI_A baud rate 1           | UCA0BR1    | 07h    |
| eUSCI_A modulation control    | UCA0MCTLW  | 08h    |
| eUSCI_A status word           | UCA0STATW  | 0Ah    |
| eUSCI_A receive buffer        | UCA0RXBUF  | 0Ch    |
| eUSCI_A transmit buffer       | UCA0TXBUF  | 0Eh    |
| eUSCI_A LIN control           | UCA0ABCTL  | 10h    |
| eUSCI_A IrDA transmit control | UCA0IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | UCA0IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA0IE     | 1Ah    |
| eUSCI_A interrupt flags       | UCA0IFG    | 1Ch    |
| eUSCI_A interrupt vector word | UCA0IV     | 1Eh    |

# Table 5-51. eUSCI\_A1 Registers (Base Address:05E0h)

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0        | UCA1CTLW0  | 00h    |
| eUSCI _A control word 1       | UCA1CTLW1  | 02h    |
| eUSCI_A baud rate 0           | UCA1BR0    | 06h    |
| eUSCI_A baud rate 1           | UCA1BR1    | 07h    |
| eUSCI_A modulation control    | UCA1MCTLW  | 08h    |
| eUSCI_A status word           | UCA1STATW  | 0Ah    |
| eUSCI_A receive buffer        | UCA1RXBUF  | 0Ch    |
| eUSCI_A transmit buffer       | UCA1TXBUF  | 0Eh    |
| eUSCI_A LIN control           | UCA1ABCTL  | 10h    |
| eUSCI_A IrDA transmit control | UCA1IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | UCA1IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA1IE     | 1Ah    |
| eUSCI_A interrupt flags       | UCA1IFG    | 1Ch    |
| eUSCI_A interrupt vector word | UCA1IV     | 1Eh    |

# Table 5-52. eUSCI\_B0 Registers (Base Address: 0640h)

| REGISTER DESCRIPTION           | REGISTER   | OFFSET |
|--------------------------------|------------|--------|
| eUSCI_B control word 0         | UCB0CTLW0  | 00h    |
| eUSCI_B control word 1         | UCB0CTLW1  | 02h    |
| eUSCI_B bit rate 0             | UCB0BR0    | 06h    |
| eUSCI_B bit rate 1             | UCB0BR1    | 07h    |
| eUSCI_B status word            | UCB0STATW  | 08h    |
| eUSCI_B byte counter threshold | UCB0TBCNT  | 0Ah    |
| eUSCI_B receive buffer         | UCB0RXBUF  | 0Ch    |
| eUSCI_B transmit buffer        | UCB0TXBUF  | 0Eh    |
| eUSCI_B I2C own address 0      | UCB0I2COA0 | 14h    |
| eUSCI_B I2C own address 1      | UCB0I2COA1 | 16h    |
| eUSCI_B I2C own address 2      | UCB0I2COA2 | 18h    |
| eUSCI_B I2C own address 3      | UCB0I2COA3 | 1Ah    |
| eUSCI_B received address       | UCB0ADDRX  | 1Ch    |

Detailed Description

SLASEC9 - APRIL 2017

# Table 5-52. eUSCI\_B0 Registers (Base Address: 0640h) (continued)

| REGISTER DESCRIPTION          | REGISTER    | OFFSET |
|-------------------------------|-------------|--------|
| eUSCI_B address mask          | UCB0ADDMASK | 1Eh    |
| eUSCI_B I2C slave address     | UCB0I2CSA   | 20h    |
| eUSCI_B interrupt enable      | UCB0IE      | 2Ah    |
| eUSCI_B interrupt flags       | UCB0IFG     | 2Ch    |
| eUSCI_B interrupt vector word | UCB0IV      | 2Eh    |

# Table 5-53. eUSCI\_B1 Registers (Base Address: 0680h)

| REGISTER DESCRIPTION           | REGISTER    | OFFSET |
|--------------------------------|-------------|--------|
| eUSCI_B control word 0         | UCB1CTLW0   | 00h    |
| eUSCI_B control word 1         | UCB1CTLW1   | 02h    |
| eUSCI_B bit rate 0             | UCB1BR0     | 06h    |
| eUSCI_B bit rate 1             | UCB1BR1     | 07h    |
| eUSCI_B status word            | UCB1STATW   | 08h    |
| eUSCI_B byte counter threshold | UCB1TBCNT   | 0Ah    |
| eUSCI_B receive buffer         | UCB1RXBUF   | 0Ch    |
| eUSCI_B transmit buffer        | UCB1TXBUF   | 0Eh    |
| eUSCI_B I2C own address 0      | UCB1I2COA0  | 14h    |
| eUSCI_B I2C own address 1      | UCB1I2COA1  | 16h    |
| eUSCI_B I2C own address 2      | UCB1I2COA2  | 18h    |
| eUSCI_B I2C own address 3      | UCB1I2COA3  | 1Ah    |
| eUSCI_B received address       | UCB1ADDRX   | 1Ch    |
| eUSCI_B address mask           | UCB1ADDMASK | 1Eh    |
| eUSCI_B I2C slave address      | UCB1I2CSA   | 20h    |
| eUSCI_B interrupt enable       | UCB1IE      | 2Ah    |
| eUSCI_B interrupt flags        | UCB1IFG     | 2Ch    |
| eUSCI_B interrupt vector word  | UCB1IV      | 2Eh    |

# Table 5-54. ADC12\_B Registers (Base Address: 0800h)

| REGISTER DESCRIPTION                     | REGISTER   | OFFSET |
|--|------------|--------|
| ADC12_B control 0                        | ADC12CTL0  | 00h    |
| ADC12_B control 1                        | ADC12CTL1  | 02h    |
| ADC12_B control 2                        | ADC12CTL2  | 04h    |
| ADC12_B control 3                        | ADC12CTL3  | 06h    |
| ADC12_B window comparator low threshold  | ADC12LO    | 08h    |
| ADC12_B window comparator high threshold | ADC12HI    | 0Ah    |
| ADC12_B interrupt flag 0                 | ADC12IFGR0 | 0Ch    |
| ADC12_B Interrupt flag 1                 | ADC12IFGR1 | 0Eh    |
| ADC12_B interrupt flag 2                 | ADC12IFGR2 | 10h    |
| ADC12_B interrupt enable 0               | ADC12IER0  | 12h    |
| ADC12_B interrupt enable 1               | ADC12IER1  | 14h    |
| ADC12_B interrupt enable 2               | ADC12IER2  | 16h    |
| ADC12_B interrupt vector                 | ADC12IV    | 18h    |
| ADC12_B memory control 0                 | ADC12MCTL0 | 20h    |
| ADC12_B memory control 1                 | ADC12MCTL1 | 22h    |
| ADC12_B memory control 2                 | ADC12MCTL2 | 24h    |
| ADC12_B memory control 3                 | ADC12MCTL3 | 26h    |
| ADC12_B memory control 4                 | ADC12MCTL4 | 28h    |

# Table 5-54. ADC12\_B Registers (Base Address: 0800h) (continued)

| REGISTER DESCRIPTION      | REGISTER    | OFFSET |
|---------------------------|-------------|--------|
| ADC12_B memory control 5  | ADC12MCTL5  | 2Ah    |
| ADC12_B memory control 6  | ADC12MCTL6  | 2Ch    |
| ADC12_B memory control 7  | ADC12MCTL7  | 2Eh    |
| ADC12_B memory control 8  | ADC12MCTL8  | 30h    |
| ADC12_B memory control 9  | ADC12MCTL9  | 32h    |
| ADC12_B memory control 10 | ADC12MCTL10 | 34h    |
| ADC12_B memory control 11 | ADC12MCTL11 | 36h    |
| ADC12_B memory control 12 | ADC12MCTL12 | 38h    |
| ADC12_B memory control 13 | ADC12MCTL12 | 3Ah    |
| ADC12_B memory control 14 | ADC12MCTL13 | 3Ch    |
| _ •                       |             | 3Eh    |
| ADC12_B memory control 15 | ADC12MCTL15 | 40h    |
| ADC12_B memory control 16 | ADC12MCTL16 |        |
| ADC12_B memory control 17 | ADC12MCTL17 | 42h    |
| ADC12_B memory control 18 | ADC12MCTL18 | 44h    |
| ADC12_B memory control 19 | ADC12MCTL19 | 46h    |
| ADC12_B memory control 20 | ADC12MCTL20 | 48h    |
| ADC12_B memory control 21 | ADC12MCTL21 | 4Ah    |
| ADC12_B memory control 22 | ADC12MCTL22 | 4Ch    |
| ADC12_B memory control 23 | ADC12MCTL23 | 4Eh    |
| ADC12_B memory control 24 | ADC12MCTL24 | 50h    |
| ADC12_B memory control 25 | ADC12MCTL25 | 52h    |
| ADC12_B memory control 26 | ADC12MCTL26 | 54h    |
| ADC12_B memory control 27 | ADC12MCTL27 | 56h    |
| ADC12_B memory control 28 | ADC12MCTL28 | 58h    |
| ADC12_B memory control 29 | ADC12MCTL29 | 5Ah    |
| ADC12_B memory control 30 | ADC12MCTL30 | 5Ch    |
| ADC12_B memory control 31 | ADC12MCTL31 | 5Eh    |
| ADC12_B memory 0          | ADC12MEM0   | 60h    |
| ADC12_B memory 1          | ADC12MEM1   | 62h    |
| ADC12_B memory 2          | ADC12MEM2   | 64h    |
| ADC12_B memory 3          | ADC12MEM3   | 66h    |
| ADC12_B memory 4          | ADC12MEM4   | 68h    |
| ADC12_B memory 5          | ADC12MEM5   | 6Ah    |
| ADC12_B memory 6          | ADC12MEM6   | 6Ch    |
| ADC12_B memory 7          | ADC12MEM7   | 6Eh    |
| ADC12_B memory 8          | ADC12MEM8   | 70h    |
| ADC12_B memory 9          | ADC12MEM9   | 72h    |
| ADC12_B memory 10         | ADC12MEM10  | 74h    |
| ADC12_B memory 11         | ADC12MEM11  | 76h    |
| ADC12_B memory 12         | ADC12MEM12  | 78h    |
| ADC12_B memory 13         | ADC12MEM13  | 7Ah    |
| ADC12_B memory 14         | ADC12MEM14  | 7Ch    |
| ADC12_B memory 15         | ADC12MEM15  | 7Eh    |
| ADC12_B memory 16         | ADC12MEM16  | 80h    |
| ADC12_B memory 17         | ADC12MEM17  | 82h    |
| ADC12_B memory 18         | ADC12MEM18  | 84h    |
| ADC12_B memory 19         | ADC12MEM19  | 86h    |



# Table 5-54. ADC12\_B Registers (Base Address: 0800h) (continued)

| REGISTER DESCRIPTION | REGISTER   | OFFSET |
|----------------------|------------|--------|
| ADC12_B memory 20    | ADC12MEM20 | 88h    |
| ADC12_B memory 21    | ADC12MEM21 | 8Ah    |
| ADC12_B memory 22    | ADC12MEM22 | 8Ch    |
| ADC12_B memory 23    | ADC12MEM23 | 8Eh    |
| ADC12_B memory 24    | ADC12MEM24 | 90h    |
| ADC12_B memory 25    | ADC12MEM25 | 92h    |
| ADC12_B memory 26    | ADC12MEM26 | 94h    |
| ADC12_B memory 27    | ADC12MEM27 | 96h    |
| ADC12_B memory 28    | ADC12MEM28 | 98h    |
| ADC12_B memory 29    | ADC12MEM29 | 9Ah    |
| ADC12_B memory 30    | ADC12MEM30 | 9Ch    |
| ADC12_B memory 31    | ADC12MEM31 | 9Eh    |

# Table 5-55. Comparator\_E Registers (Base Address: 08C0h)

| REGISTER DESCRIPTION             | REGISTER | OFFSET |
|----------------------------------|----------|--------|
| Comparator control 0             | CECTL0   | 00h    |
| Comparator control 1             | CECTL1   | 02h    |
| Comparator control 2             | CECTL2   | 04h    |
| Comparator control 3             | CECTL3   | 06h    |
| Comparator interrupt             | CEINT    | 0Ch    |
| Comparator interrupt vector word | CEIV     | 0Eh    |

# Table 5-56. CRC32 Registers (Base Address: 0980h)

| REGISTER DESCRIPTION                   | REGISTER      | OFFSET |
|--|---------------|--------|
| CRC32 data input                       | CRC32DIW0     | 00h    |
| Reserved                               |               | 02h    |
| Reserved                               |               | 04h    |
| CRC32 data input reverse               | CRC32DIRBW0   | 06h    |
| CRC32 initialization and result word 0 | CRC32INIRESW0 | 08h    |
| CRC32 initialization and result word 1 | CRC32INIRESW1 | 0Ah    |
| CRC32 result reverse word 1            | CRC32RESRW1   | 0Ch    |
| CRC32 result reverse word 0            | CRC32RESRW1   | 0Eh    |
| CRC16 data input                       | CRC16DIW0     | 10h    |
| Reserved                               |               | 12h    |
| Reserved                               |               | 14h    |
| CRC16 data input reverse               | CRC16DIRBW0   | 16h    |
| CRC16 initialization and result word 0 | CRC16INIRESW0 | 18h    |
| Reserved                               |               | 1Ah    |
| Reserved                               |               | 1Ch    |
| CRC16 result reverse word 0            | CRC16RESRW1   | 1Eh    |
| Reserved                               |               | 20h    |
| Reserved                               |               | 22h    |
| Reserved                               |               | 24h    |
| Reserved                               |               | 26h    |
| Reserved                               |               | 28h    |
| Reserved                               |               | 2Ah    |
| Reserved                               |               | 2Ch    |

# Table 5-56. CRC32 Registers (Base Address: 0980h) (continued)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Reserved             |          | 2Eh    |

# Table 5-57. AES Accelerator Registers (Base Address: 09C0h)

| REGISTER DESCRIPTION                       | REGISTER | OFFSET |
|--|----------|--------|
| AES accelerator control 0                  | AESACTL0 | 00h    |
| AES accelerator control 1                  | AESACTL1 | 02h    |
| AES accelerator status                     | AESASTAT | 04h    |
| AES accelerator key                        | AESAKEY  | 06h    |
| AES accelerator data in                    | AESADIN  | 008h   |
| AES accelerator data out                   | AESADOUT | 00Ah   |
| AES accelerator XORed data in              | AESAXDIN | 00Ch   |
| AES accelerator XORed data in (no trigger) | AESAXIN  | 00Eh   |

# Table 5-58. LCD\_C Registers (Base Address: 0A00h)

| REGISTER DESCRIPTION        | REGISTER   | OFFSET |
|-----------------------------|------------|--------|
| LCD_C control 0             | LCDCCTL0   | 000h   |
| LCD_C control 1             | LCDCCTL1   | 002h   |
| LCD_C blinking control      | LCDCBLKCTL | 004h   |
| LCD_C memory control        | LCDCMEMCTL | 006h   |
| LCD_C voltage control       | LCDCVCTL   | 008h   |
| LCD_C port control 0        | LCDCPCTL0  | 00Ah   |
| LCD_C port control 1        | LCDCPCTL1  | 00Ch   |
| LCD_C port control 2        | LCDCPCTL2  | 00Eh   |
| LCD_C charge pump control   | LCDCCPCTL  | 012h   |
| LCD_C interrupt vector      | LCDCIV     | 01Eh   |
| Static and 2 to 4 mux modes |            |        |
| LCD_C memory 1              | LCDM1      | 020h   |
| LCD_C memory 2              | LCDM2      | 021h   |
| LCD_C memory 3              | LCDM3      | 022h   |
| LCD_C memory 4              | LCDM4      | 023h   |
| LCD_C memory 5              | LCDM5      | 024h   |
| LCD_C memory 6              | LCDM6      | 025h   |
| LCD_C memory 7              | LCDM7      | 026h   |
| LCD_C memory 8              | LCDM8      | 027h   |
| LCD_C memory 9              | LCDM9      | 028h   |
| LCD_C memory 10             | LCDM10     | 029h   |
| LCD_C memory 11             | LCDM11     | 02Ah   |
| LCD_C memory 12             | LCDM12     | 02Bh   |
| LCD_C memory 13             | LCDM13     | 02Ch   |
| LCD_C memory 14             | LCDM14     | 02Dh   |
| LCD_C memory 15             | LCDM15     | 02Eh   |
| LCD_C memory 16             | LCDM16     | 02Fh   |
| LCD_C memory 17             | LCDM17     | 030h   |
| LCD_C memory 18             | LCDM18     | 031h   |
| LCD_C memory 19             | LCDM19     | 032h   |
| LCD_C memory 20             | LCDM20     | 033h   |
| LCD_C memory 21             | LCDM21     | 034h   |



www.ti.com

Table 5-58. LCD\_C Registers (Base Address: 0A00h) (continued)

| REGISTER DESCRIPTION     | REGISTER | OFFSET |
|--------------------------|----------|--------|
| LCD_C memory 22          | LCDM22   | 035h   |
| Reserved                 |          | 036h   |
| Reserved                 |          | 037h   |
| LCD_C blinking memory 1  | LCDBM1   | 040h   |
| LCD_C blinking memory 2  | LCDBM2   | 041h   |
| LCD_C blinking memory 3  | LCDBM3   | 042h   |
| LCD_C blinking memory 4  | LCDBM4   | 043h   |
| LCD_C blinking memory 5  | LCDBM5   | 044h   |
| LCD_C blinking memory 6  | LCDBM6   | 045h   |
| LCD_C blinking memory 7  | LCDBM7   | 046h   |
| LCD_C blinking memory 8  | LCDBM8   | 047h   |
| LCD_C blinking memory 9  | LCDBM9   | 048h   |
| LCD_C blinking memory 10 | LCDBM10  | 049h   |
| LCD_C blinking memory 11 | LCDBM11  | 04Ah   |
| LCD_C blinking memory 12 | LCDBM12  | 04Bh   |
| LCD_C blinking memory 13 | LCDBM13  | 04Ch   |
| LCD_C blinking memory 14 | LCDBM14  | 04Dh   |
| LCD_C blinking memory 15 | LCDBM15  | 04Eh   |
| LCD_C blinking memory 16 | LCDBM16  | 04Fh   |
| LCD_C blinking memory 17 | LCDBM17  | 050h   |
| LCD_C blinking memory 18 | LCDBM18  | 051h   |
| LCD_C blinking memory 19 | LCDBM19  | 052h   |
| LCD_C blinking memory 20 | LCDBM20  | 053h   |
| LCD_C blinking memory 21 | LCDBM21  | 054h   |
| LCD_C blinking memory 22 | LCDBM22  | 055h   |
| Reserved                 |          | 056h   |
| Reserved                 |          | 057h   |
| 5 to 8 mux modes         |          |        |
| LCD_C memory 1           | LCDM1    | 020h   |
| LCD_C memory 2           | LCDM2    | 021h   |
| LCD_C memory 3           | LCDM3    | 022h   |
| LCD_C memory 4           | LCDM4    | 023h   |
| LCD_C memory 5           | LCDM5    | 024h   |
| LCD_C memory 6           | LCDM6    | 025h   |
| LCD_C memory 7           | LCDM7    | 026h   |
| LCD_C memory 8           | LCDM8    | 027h   |
| LCD_C memory 9           | LCDM9    | 028h   |
| LCD_C memory 10          | LCDM10   | 029h   |
| LCD_C memory 11          | LCDM11   | 02Ah   |
| LCD_C memory 12          | LCDM12   | 02Bh   |
| LCD_C memory 13          | LCDM13   | 02Ch   |
| LCD_C memory 14          | LCDM14   | 02Dh   |
| LCD_C memory 15          | LCDM15   | 02Eh   |
| LCD_C memory 16          | LCDM16   | 02Fh   |
| LCD_C memory 17          | LCDM17   | 030h   |
| LCD_C memory 18          | LCDM18   | 031h   |
| LCD_C memory 19          | LCDM19   | 032h   |

# Table 5-58. LCD\_C Registers (Base Address: 0A00h) (continued)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| LCD_C memory 20      | LCDM20   | 033h   |
| LCD_C memory 21      | LCDM21   | 034h   |
| LCD_C memory 22      | LCDM22   | 035h   |
| LCD_C memory 23      | LCDM23   | 036h   |
| LCD_C memory 24      | LCDM24   | 037h   |
| LCD_C memory 25      | LCDM25   | 038h   |
| LCD_C memory 26      | LCDM26   | 039h   |
| LCD_C memory 27      | LCDM27   | 03Ah   |
| LCD_C memory 28      | LCDM28   | 03Bh   |
| LCD_C memory 29      | LCDM29   | 03Ch   |
| LCD_C memory 30      | LCDM30   | 03Dh   |
| LCD_C memory 31      | LCDM31   | 03Eh   |
| LCD_C memory 32      | LCDM32   | 03Fh   |
| LCD_C memory 33      | LCDM33   | 040h   |
| LCD_C memory 34      | LCDM34   | 041h   |
| LCD_C memory 35      | LCDM35   | 042h   |
| LCD_C memory 36      | LCDM36   | 043h   |
| LCD_C memory 37      | LCDM37   | 044h   |
| LCD_C memory 38      | LCDM38   | 045h   |
| LCD_C memory 39      | LCDM39   | 046h   |
| LCD_C memory 40      | LCDM40   | 047h   |
| LCD_C memory 41      | LCDM41   | 048h   |
| LCD_C memory 42      | LCDM42   | 049h   |
| LCD_C memory 43      | LCDM43   | 04Ah   |

# Table 5-59. Extended Scan Interface (ESI) Registers (Base Address: 0D00h)

| REGISTER DESCRIPTION   | REGISTER  | OFFSET |
|------------------------|-----------|--------|
| ESI debug 1            | ESIDEBUG1 | 000h   |
| ESI debug 2            | ESIDEBUG2 | 002h   |
| ESI debug 3            | ESIDEBUG3 | 004h   |
| ESI debug 4            | ESIDEBUG4 | 006h   |
| ESI debug 5            | ESIDEBUG5 | 008h   |
| Reserved               |           | 00Ah   |
| Reserved               |           | 00Ch   |
| Reserved               |           | 00Eh   |
| ESI PSM counter 0      | ESICNT0   | 010h   |
| ESI PSM counter 1      | ESICNT1   | 012h   |
| ESI PSM counter 2      | ESICNT2   | 014h   |
| ESI oscillator counter | ESICNT3   | 016h   |
| Reserved               |           | 018h   |
| ESI interrupt vector   | ESIIV     | 01Ah   |
| ESI interrupt 1        | ESIINT1   | 01Ch   |
| ESI interrupt 2        | ESIINT2   | 01Eh   |
| ESI AFE control        | ESIAFE    | 020h   |
| ESI PPU control        | ESIPPU    | 022h   |
| ESI TSM control        | ESITSM    | 024h   |
| ESI PSM control        | ESIPSM    | 026h   |



Table 5-59. Extended Scan Interface (ESI) Registers (Base Address: 0D00h) (continued)

| REGISTER DESCRIPTION        | REGISTER  | OFFSET |
|-----------------------------|-----------|--------|
| ESI oscillator control      | ESIOSC    | 028h   |
| ESI control                 | ESICTL    | 02Ah   |
| ESI PSM counter threshold 1 | ESITHR1   | 02Ch   |
| ESI PSM counter threshold 2 | ESITHR2   | 02Eh   |
| ESI A/D conversion memory 1 | ESIADMEM1 | 030h   |
| ESI A/D conversion memory 2 | ESIADMEM2 | 032h   |
| ESI A/D conversion memory 3 | ESIADMEM3 | 034h   |
| ESI A/D conversion memory 4 | ESIADMEM4 | 036h   |
| Reserved                    |           | 038h   |
| Reserved                    |           | 03Ah   |
| Reserved                    |           | 03Ch   |
| Reserved                    |           | 03Eh   |
| ESI DAC1 0                  | ESIDAC1R0 | 040h   |
| ESI DAC1 1                  | ESIDAC1R1 | 042h   |
| ESI DAC1 2                  | ESIDAC1R2 | 044h   |
| ESI DAC1 3                  | ESIDAC1R3 | 046h   |
| ESI DAC1 4                  | ESIDAC1R4 | 048h   |
| ESI DAC1 5                  | ESIDAC1R5 | 04Ah   |
| ESI DAC1 6                  | ESIDAC1R6 | 04Ch   |
| ESI DAC1 7                  | ESIDAC1R7 | 04Eh   |
| ESI DAC2 0                  | ESIDAC2R0 | 050h   |
| ESI DAC2 1                  | ESIDAC2R1 | 052h   |
| ESI DAC2 2                  | ESIDAC2R2 | 054h   |
| ESI DAC2 3                  | ESIDAC2R3 | 056h   |
| ESI DAC2 4                  | ESIDAC2R4 | 058h   |
| ESI DAC2 5                  | ESIDAC2R5 | 05Ah   |
| ESI DAC2 6                  | ESIDAC2R6 | 05Ch   |
| ESI DAC2 7                  | ESIDAC2R7 | 05Eh   |
| ESI TSM 0                   | ESITSM0   | 060h   |
| ESI TSM 1                   | ESITSM1   | 062h   |
| ESI TSM 2                   | ESITSM2   | 064h   |
| ESI TSM 3                   | ESITSM3   | 066h   |
| ESI TSM 4                   | ESITSM4   | 068h   |
| ESI TSM 5                   | ESITSM5   | 06Ah   |
| ESI TSM 6                   | ESITSM6   | 06Ch   |
| ESI TSM 7                   | ESITSM7   | 06Eh   |
| ESI TSM 8                   | ESITSM8   | 070h   |
| ESI TSM 9                   | ESITSM9   | 072h   |
| ESI TSM 10                  | ESITSM10  | 074h   |
| ESI TSM 11                  | ESITSM11  | 076h   |
| ESI TSM 12                  | ESITSM12  | 078h   |
| ESI TSM 13                  | ESITSM13  | 07Ah   |
| ESI TSM 14                  | ESITSM14  | 07Ch   |
| ESI TSM 15                  | ESITSM15  | 07Eh   |
| ESI TSM 16                  | ESITSM16  | 080h   |
| ESI TSM 17                  | ESITSM17  | 082h   |
| ESI TSM 18                  | ESITSM18  | 084h   |

Table 5-59. Extended Scan Interface (ESI) Registers (Base Address: 0D00h) (continued)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| ESI TSM 19           | ESITSM19 | 086h   |
| ESI TSM 20           | ESITSM20 | 088h   |
| ESI TSM 21           | ESITSM21 | 08Ah   |
| ESI TSM 22           | ESITSM22 | 08Ch   |
| ESI TSM 23           | ESITSM23 | 08Eh   |
| ESI TSM 24           | ESITSM24 | 090h   |
| ESI TSM 25           | ESITSM25 | 092h   |
| ESI TSM 26           | ESITSM26 | 094h   |
| ESI TSM 27           | ESITSM27 | 096h   |
| ESI TSM 28           | ESITSM28 | 098h   |
| ESI TSM 29           | ESITSM29 | 09Ah   |
| ESI TSM 30           | ESITSM30 | 09Ch   |
| ESI TSM 31           | ESITSM31 | 09Eh   |

### 5.14 Identification

#### 5.14.1 Revision Identification

The device revision information is shown as part of the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see Section 7.3.

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Hardware Revision" entries in Section 5.12.

### 5.14.2 Device Identification

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see Section 7.3.

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Device ID" entries in Section 5.12.

#### 5.14.3 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in MSP430 Programming With the JTAG Interface.

134

# 6 Applications, Implementation, and Layout

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 6.1 Device Connection and Layout Fundamentals

This section discusses the recommended guidelines when designing with the MSP430. These guidelines are to make sure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

### 6.1.1 Power Supply Decoupling and Bulk Capacitors

TI recommends connecting a combination of a 1-µF plus a 100-nF low-ESR ceramic decoupling capacitor to each AVCC, DVCC, and ESIDVCC pin. Higher-value capacitors may be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters). Additionally, TI recommends separated grounds with a single-point connection for better noise isolation from digital to analog circuits on the board and to achieve high analog accuracy.




Figure 6-1. Power Supply Decoupling

### 6.1.2 External Oscillator

Depending on the device variant, the device can support a low-frequency crystal (32 kHz) on the LFXT pins, a high-frequency crystal on the HFXT pins, or both. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the LFXIN and HFXIN input pins that meet the specifications of the respective oscillator if the appropriate LFXTBYPASS or HFXTBYPASS mode is selected. In this case, the associated LFXOUT and HFXOUT pins can be used for other purposes. If they are left unused, terminate them according to Section 3.4.

Figure 6-2 shows a typical connection diagram.




Figure 6-2. Typical Crystal Connection

See MSP430 32-kHz Crystal Oscillators for more information on selecting, testing, and designing a crystal oscillator with the MSP430 devices.


#### 6.1.3 JTAG

With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the connections also support the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if desired. Figure 6-3 shows the connections between the 14-pin JTAG connector and the target device required to support in-system programming and debugging for 4-wire JTAG communication. Figure 6-4 shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).

The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical. Both can supply VCC to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF interface modules and MSP-GANG have a VCC sense feature that, if used, requires an alternate connection (pin 4 instead of pin 2). The VCC-sense feature senses the local VCC present on the target board (that is, a battery or other local power supply) and adjusts the output signals accordingly. Figure 6-3 and Figure 6-4 show a jumper block that supports both scenarios of supplying VCC to the target board. If this flexibility is not required, the desired VCC connections may be hard-wired to eliminate the jumper block. Pins 2 and 4 must not be connected at the same time.


For additional design information regarding the JTAG interface, see the MSP430 Hardware Tools User's Guide.





- Copyright © 2016, Texas Instruments Incorporated
- A. If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection J2.
- B. The upper limit for C1 is 2.2 nF when using current TI tools.

Figure 6-3. Signal Connections for 4-Wire JTAG Communication



- Copyright © 2016, Texas Instruments Incorporated
- A. Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or programming adapter.
- B. The device RST/NMI/SBWTDIO pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any capacitance that is attached to this signal may affect the ability to establish a connection with the device. The upper limit for C1 is 2.2 nF when using current TI tools.

Figure 6-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)

#### 6.1.4 Reset

The reset pin can be configured as a reset function (default) or as an NMI function in the Special Function Register (SFR), SFRRPCR.

In reset mode, the RST/NMI pin is active low, and a pulse applied to this pin that meets the reset timing specifications generates a BOR-type device reset.

Setting SYSNMI causes the RST/NMI pin to be configured as an external NMI source. The external NMI is edge sensitive, and its edge is selectable by SYSNMIIES. Setting the NMIIE enables the interrupt of the external NMI. When an external NMI event occurs, the NMIIFG is set.

The  $\overline{\text{RST}}/\text{NMI}$  pin can have either a pullup or pulldown that is enabled or not. SYSRSTUP selects either pullup or pulldown, and SYSRSTRE causes the pullup (default) or pulldown to be enabled (default) or not. If the  $\overline{\text{RST}}/\text{NMI}$  pin is unused, it is required either to select and enable the internal pullup or to connect an external  $47-\text{k}\Omega$  pullup resistor to the  $\overline{\text{RST}}/\text{NMI}$  pin with a 2.2-nF pulldown capacitor.

The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers. If JTAG or Spy-Bi-Wire access is not needed, up to a 10-nF pulldown capacitor may be used.

See the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide for more information on the referenced control registers and bits.

### 6.1.5 Unused Pins

For details on the connection of unused pins, see Section 3.4.

### 6.1.6 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See MSP430 32-kHz Crystal Oscillators for recommended layout guidelines.
- Proper bypass capacitors on DVCC, AVCC, and reference pins if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit.
- See Circuit Board Layout Techniques for a detailed discussion of PCB layout considerations. This
  document is written primarily about op amps, but the guidelines are generally applicable for all mixedsignal applications.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See MSP430 System-Level ESD Considerations for guidelines.

#### 6.1.7 Do's and Don'ts

TI recommends powering the AVCC, DVCC, and ESIDVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in the *Absolute Maximum Ratings* section. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

### 6.2 Peripheral- and Interface-Specific Design Information

### 6.2.1 ADC12\_B Peripheral

### 6.2.1.1 Partial Schematic

Figure 6-5 shows the recommended decoupling circuit when an external voltage reference is used.




Figure 6-5. ADC12\_B Grounding and Noise Considerations

# 6.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general guidelines in Section 6.1.1 combined with the connections shown in Section 6.2.1.1 prevent this.



In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. A noise-free design using separate analog and digital ground planes with a single-point connection is recommend to achieve high accuracy.

Figure 6-5 shows the recommended decoupling circuit when an external voltage reference is used. The internal reference module has a maximum drive current as specified in the Reference module's I<sub>O(VREF+)</sub> specification.

The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the  $10-\mu F$  capacitor is used to buffer the reference pin and filter any low-frequency ripple. A bypass capacitor of  $4.7~\mu F$  is used to filter out any high-frequency noise.

#### 6.2.1.3 Detailed Design Procedure

For additional design information, see *Designing With the MSP430FR58xx, FR59xx, FR68xx, and FR69xx ADC*.

### 6.2.1.4 Layout Guidelines

Component that are shown in the partial schematic (see Figure 6-5) should be placed as close as possible to the respective device pins. Avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.

If differential mode is used for the ADC12\_B, the analog differential input signals must be routed closely together to minimize the effect of noise on the resulting signal.



### 6.2.2 LCD C Peripheral

#### Partial Schematic 6.2.2.1

Required LCD connections greatly vary by the type of display that is used (static or multiplexed), whether external or internal biasing is used, and also whether the on-chip charge pump is employed. For any display used, there is flexibility as to how the segment (Sx) and common (COMx) signals are connected to the MCU, which (assuming that the correct choices are made) can be advantageous for the PCB layout and for the design of the application software.

Because LCD connections are application specific, it is difficult to provide a single one-fits-all schematic. However, for an example of connecting a 4-mux LCD with 40 segment lines that has a total of 4 x 40 = 160 individually addressable LCD segments to an MSP430FR6989, see the Water Meter Reference Design for Two LC Sensors, Using Extended Scan Interface (ESI).

#### 6.2.2.2 Design Requirements

Due to the flexibility of the LCD\_C peripheral module to accommodate various segment-based LCDs, selecting the correct display for the application in combination with determining specific design requirements is often an iterative process. There can be well defined requirements in terms of how many individually addressable LCD segments need to be controlled, what the requirements for LCD contrast are, which device pins are available for LCD use, and which are required by other application functions, and what the power budget is, to name just a few. TI recommends reviewing the LCD C peripheral module chapter in the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide during the initial design requirements and decision process. Table 6-1 is a brief overview over different choices that can be made and their effects.

Table 6-1. LCD Features and Use Cases

| OPTION OR FEATURE        | IMPACT OR USE CASE  |
|--------------------------|---|
| Multiplexed LCD          | <ul> <li>Enable displays with more segments</li> <li>Use fewer device pins</li> <li>LCD contrast decreases as mux level increases</li> <li>Power consumption increases with mux level</li> <li>Requires multiple intermediate bias voltages</li> </ul>  |
| Static LCD               | <ul> <li>Limited number of segments that can be addressed</li> <li>Use a relatively large number of device pins</li> <li>Use the least amount of power</li> <li>Use only V<sub>CC</sub> and GND to drive LCD signals</li> </ul>   |
| Internal bias generation | <ul> <li>Simpler solution – no external circuitry</li> <li>Independent of V<sub>LCD</sub> source</li> <li>Somewhat higher power consumption</li> </ul>  |
| External bias generation | <ul> <li>Requires external resistor ladder divider</li> <li>Resistor size depends on display</li> <li>Ability to adjust drive strength to optimize tradeoff between power consumption and good drive of large segments (high capacitive load)</li> <li>External resistor ladder divider can be stabilized through capacitors to reduce ripple</li> </ul>              |
| Internal charge pump     | <ul> <li>Helps ensure a constant level of contrast despite decaying supply voltage conditions (battery-powered applications)</li> <li>Programmable voltage levels allow software-driven contrast control</li> <li>Requires an external capacitor on the LCDCAP pin</li> <li>Higher current consumption than simply using V<sub>CC</sub> for the LCD driver</li> </ul> |

# TEXAS INSTRUMENTS

#### 6.2.2.3 Detailed Design Procedure

A major component in designing the LCD solution is determining the exact connections between the LCD\_C peripheral module and the display itself. Two basic design processes can be employed for this step, although in reality often a balanced co-design approach is recommended:

- PCB layout-driven design
- Software-driven design

In the PCB layout-driven design process, the segment Sx and common COMx signals are connected to respective MSP430 device pins so that the routing of the PCB can be optimized to minimize signal crossings and to keep signals on one side of the PCB only, typically the top layer. For example, using a multiplexed LCD, it is possible to arbitrarily connect the Sx and COMx signals between the LCD and the MSP430 device as long as segment lines are swapped with segment lines and common lines are swapped with common lines. It is also possible to not contiguously connect all segment lines but rather skip LCD\_C module segment connections to optimize layout or to allow access to other functions that may be multiplexed on a particular device port pin. Employing a purely layout-driven design approach, however, can result in the LCD\_C module control bits that are responsible for turning on and off segments to appear scattered throughout the memory map of the LCD controller (LCDMx registers). This approach potentially places a rather large burden on the software design that may also result in increased energy consumption due to the computational overhead required to work with the LCD.

The other extreme is a purely software-driven approach that starts with the idea that control bits for LCD segments that are frequently turned on and off together should be co-located in memory in the same LCDMx register or in adjacent registers. For example, in case of a 4-mux display that contains several 7-segment digits, from a software perspective it can be very desirable to control all 7 segments of each digit though a single byte-wide access to an LCDMx register. And consecutive segments are mapped to consecutive LCDMx registers. This allows use of simple look-up tables or software loops to output numbers on an LCD, reducing computational overhead and optimizing the energy consumption of an application. Establishing of the most convenient memory layout needs to be performed in conjunction with the specific LCD that is being used to understand its design constraints in terms of which segment and which common signals are connected to, for example, a digit.

For design information regarding the LCD controller input voltage selection including internal and external options, contrast control, and bias generation, see the *LCD\_C Controller* chapter in the *MSP430FR58xx*, *MSP430FR68xx*, *and MSP430FR69xx Family User's Guide*.

For additional design information, see Designing With MSP430 and Segment LCDs.

#### 6.2.2.4 Layout Guidelines

LCD segment (Sx) and common (COMx) signal traces are continuously switching while the LCD is enabled and should, therefore, be kept away from sensitive analog signals such as ADC inputs to prevent any noise coupling. TI recommends keeping the LCD signal traces on one side of the PCB grouped together in a bus-like fashion. A ground plane underneath the LCD traces and guard traces employed alongside the LCD traces can provide shielding.

If the internal charge pump of the LCD module is used, the externally provided capacitor on the LCDCAP pin should be located as close as possible to the MCU. The capacitor should be connected to the device using a short and direct trace and also have a solid connection to the ground plane that is supplying the  $V_{SS}$  pins of the MCU.

For an example layout of connecting a 4-mux LCD with 40 segments to an MSP430FR6989 and using the charge pump feature, see *Water Meter Reference Design for Two LC Sensors, Using Extended Scan Interface (ESI)*.



# 7 Device and Documentation Support

### 7.1 Device and Development Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430 MCU devices and support tools. Each MSP430 MCU commercial family member has one of three prefixes: MSP, PMS, or XMS. TI recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

**XMS** – Experimental device that is not necessarily representative of the final device's electrical specifications

**PMS** – Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

MSP - Fully qualified production device

Support tool development evolutionary flow:

MSPX - Development-support product that has not yet completed TI internal qualification testing

MSP - Fully-qualified development-support product

XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZ) and temperature range (for example, I). Figure 7-1 provides a legend for reading the complete device name for any family member.

Processor Family

SLASEC9 – APRIL 2017 www.ti.com

PZ

Т

Optional: Distribution Format


9891

Feature Set

MSP 430 FR 6

**MCU Platform** 





NOTE: This figure does not represent a complete list of the available features and options, and does not indicate that all of these features and options are available for a given device or family.

Figure 7-1. Device Nomenclature – Part Number Decoder



SLASEC9 - APRIL 2017

#### 7.2 **Tools and Software**

Table 7-1 lists the debug features supported by the MSP430FR698x(1) and MSP430FR598x(1) microcontrollers. See the Code Composer Studio for MSP430 User's Guide for details on the available features.

**Table 7-1. Hardware Features** 

| MSP430<br>ARCHITECTURE | 4-WIRE<br>JTAG | 2-WIRE<br>JTAG | BREAK-<br>POINTS<br>(N) | RANGE<br>BREAK-<br>POINTS | CLOCK<br>CONTROL | STATE<br>SEQUENCER | TRACE<br>BUFFER | LPMX.5<br>DEBUGGING<br>SUPPORT | EnergyTrace++<br>TECHNOLOGY |
|------------------------|----------------|----------------|-------------------------|---------------------------|------------------|--------------------|-----------------|--------------------------------|-----------------------------|
| MSP430Xv2              | Yes            | Yes            | 3                       | Yes                       | Yes              | No                 | No              | Yes                            | Yes                         |

EnergyTrace™ technology is supported with Code Composer Studio version 6.0 and newer. It requires specialized debugger circuitry, which is supported with the second-generation on-board eZ-FET flash emulation tool and second-generation stand-alone MSP-FET JTAG emulator. See Advanced Debugging Using the Enhanced Emulation Module (EEM) With Code Composer Studio Version 6 and MSP430™ Advanced Power Optimizations: ULP Advisor™ and EnergyTrace™ Technology for additional information.

# **Design Kits and Evaluation Modules**

## 100-pin Target Development Board and MSP-FET Programmer Bundle for MSP430FRxx FRAM **MCUs**

The MSP-FET430U100D is a bundle featuring the MSP-FET programmer and debugger with the MSP-TS430PZ100D, a stand-alone 100-pin ZIF socket target board. This bundle can be used to program and debug the MSP430 MCU in system through the JTAG interface or the Spy-Bi-Wire (2-wire JTAG) protocol.

- MSP-TS430PZ100D- 100-pin Target Development Board for MSP430FRxx FRAM MCUs The MSP-TS430PZ100D is a stand-alone 100-pin ZIF socket target board used to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy-Bi-Wire (2-wire JTAG) protocol.
- MSP430FR6989 LaunchPad™ Development Kit The MSP-EXP430FR6989 LaunchPad Development Kit is an easy-to-use evaluation module (EVM) for the MSP40FR6989 microcontroller (MCU). It contains everything needed to start developing on the ultra-low-power MSP430FRx FRAM microcontroller platform, including onboard emulation for programming, debugging, and energy measurements.

### **Software**

- MSP430FR5x8x, MSP430FR692x, MSP430FR6x7x, MSP430FR6x8x Code Examples Code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.
- FRAM Embedded Software Utilities for MSP Ultra-Low-Power Microcontrollers The TI FRAM Utilities software is designed to grow as a collection of embedded software utilities that leverage the ultra-low-power and virtually unlimited write endurance of FRAM. The utilities are available for MSP430FRxx FRAM microcontrollers and provide example code to help start application development.
- FlowESI GUI for Flow Meter Configuration Using the Extended Scan Interface (ESI) Follow the simple graphical instructions and connect upto three LC sensors to the Extended Scan Interface module. The tool provides fully functional CCS and IAR projects or source code than can be incorporated into custom projects.
- MSP430 Touch Pro GUI The MSP430 Touch Pro Tool is a PC-based tool that can be used to verify capacitive touch button, slider, and wheel designs. The tool receives and visualizes captouch sensor data to help the user quickly and easily evaluate, diagnose, and tune button, slider, and wheel designs.
- MSP430 Touch Power Designer GUI The MSP430 Capacitive Touch Power Designer enables the calculation of the estimated average current draw for a given MSP430 capacitive touch system. By entering system parameters such as operating voltage, frequency, number of buttons, and button gate time, the user can have a power estimate for a given capacitive touch configuration on a given device family in minutes.

SLASEC9 – APRIL 2017 www.ti.com



- Digital Signal Processing (DSP) Library for MSP Microcontrollers The Digital Signal Processing library is a set of highly optimized functions to perform many common signal processing operations on fixed-point numbers for MSP430 and MSP432 microcontrollers. This function set is typically used for applications where processing-intensive transforms are done in real-time for minimal energy and with very high accuracy. This optimal use of the MSP intrinsic hardware for fixed-point math allows for significant performance gains.
- MSP Driver Library The abstracted API of MSP Driver Library provides easy-to-use function calls that free you from directly manipulating the bits and bytes of the MSP430 hardware. Thorough documentation is delivered through a helpful API Guide, which includes details on each function call and the recognized parameters. Developers can use Driver Library functions to write complete projects with minimal overhead.
- MSP EnergyTrace Technology EnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that measures and displays the energy profile of the application and helps to optimize it for ultra-low-power consumption.
- ULP (Ultra-Low Power) Advisor ULP Advisor™ software is a tool for guiding developers to write more efficient code to fully use the unique ultra-low-power features of MSP and MSP432 microcontrollers. Aimed at both experienced and new microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to help minimize the energy consumption of your application. At build time, ULP Advisor provides notifications and remarks to highlight areas of your code that can be further optimized for lower power.
- IEC60730 Software Package The IEC60730 MSP430 software package was developed to help customers comply with IEC 60730-1:2010 (Automatic Electrical Controls for Household and Similar Use Part 1: General Requirements) for up to Class B products, which includes home appliances, arc detectors, power converters, power tools, e-bikes, and many others. The IEC60730 MSP430 software package can be embedded in customer applications running on MSP430s to help simplify the customer's certification efforts of functional safety-compliant consumer devices to IEC 60730-1:2010 Class B.
- Fixed Point Math Library for MSP The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.
- Floating Point Math Library for MSP430 Continuing to innovate in the low-power and low-cost microcontroller space, TI provides MSPMATHLIB. Leveraging the intelligent peripherals of our devices, this floating-point math library of scalar functions is up to 26 times faster than the standard MSP430 math functions. Mathlib is easy to integrate into your designs. This library is free and is integrated in both Code Composer Studio IDE and IAR Embedded Workbench IDE.

## **Development Tools**

- Code Composer Studio™ Integrated Development Environment for MSP Microcontrollers

  Composer Studio (CCS) integrated development environment (IDE) supports all MSP microcontroller devices. CCS comprises a suite of embedded software utilities used to develop and debug embedded applications. CCS includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features.
- MSPWare Software MSPWare software is a collection of code examples, data sheets, and other design resources for all MSP devices delivered in a convenient package. In addition to providing a complete collection of existing MSP design resources, MSPWare software also includes a high-level API called MSP Driver Library. This library makes it easy to program MSP hardware. MSPWare software is available as a component of CCS or as a stand-alone package.
- Command-Line Programmer MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or .hex) directly to the MSP microcontroller without an IDE.



SLASEC9 - APRIL 2017 www.ti.com

- MSP MCU Programmer and Debugger The MSP-FET is a powerful emulation development tool often called a debug probe - which lets users quickly begin application development on MSP lowpower MCUs. Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging.
- MSP-GANG Production Programmer The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that let the user fully customize the process.

#### 7.3 **Documentation Support**

The following documents describe the MSP430FR698x(1) and MSP430FR598x(1) MCUs. Copies of these documents are available on the Internet at www.ti.com.

# **Receiving Notification of Document Updates**

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

### **Errata**

MSP430FR5989 Device Erratasheet Describes the known exceptions to the functional specifications.

### **User's Guides**

- MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide Detailed description of all modules and peripherals available in this device family.
- Code Composer Studio v6.1 for MSP430 User's Guide This manual describes the use of TI Code Composer Studio IDE v6.1 (CCS v6.1) with the MSP430 ultra-low-power microcontrollers. This document applies only for the Windows version of the Code Composer Studio IDE. The Linux version is similar and, therefore, is not described separately.
- IAR Embedded Workbench Version 3+ for MSP430 User's Guide This manual describes the use of IAR Embedded Workbench (EW430) with the MSP430 ultra-low-power microcontrollers.
- MSP430FR57xx, MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Bootloader (BSL)

The bootloader (BSL, formerly known as the bootstrap loader) provides a method to program memory during MSP430 MCU project development and updates. It can be activated by a utility that sends commands using a serial protocol. The BSL lets the user control the activity of the MSP430 and to exchange data using a personal computer or other device.

- MSP430 Programming With the JTAG Interface This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).
- MSP430 Hardware Tools User's Guide This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultralow-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

SLASEC9 – APRIL 2017 www.ti.com



# **Application Reports**

MSP430 FRAM Technology – How To and Best Practices FRAM is a nonvolatile memory technology that behaves similar to SRAM while enabling a whole host of new applications, but also changing the way firmware should be designed. This application report outlines the how to and best practices of using FRAM technology in MSP430 from an embedded software development perspective. It discusses how to implement a memory layout according to application-specific code, constant, data space requirements, and the use of FRAM to optimize application energy consumption.

MSP430 32-kHz Crystal Oscillators Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.

MSP430 System-Level ESD Considerations System-Level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses three different ESD topics to help board designers and OEMs understand and design robust system-level designs.

# 7.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

### TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

### 7.5 Trademarks

EnergyTrace++, MSP430, EnergyTrace, LaunchPad, ULP Advisor, Code Composer Studio, E2E are trademarks of Texas Instruments.

Microsoft is a registered trademark of Microsoft Corporation.

All other trademarks are the property of their respective owners.

# 7.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 7.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.



# 7.8 Glossary

www.ti.com

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

# 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Nov-2025

# PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package   Pins  | Package qty   Carrier | <b>RoHS</b> (3) | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|-----------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| M430FR5989SRGCREP     | Active | Production    | VQFN (RGC)   64 | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-3-260C-168 HR        | -55 to 95    | FR5989EP         |
| M430FR5989SRGCREP.A   | Active | Production    | VQFN (RGC)   64 | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-3-260C-168 HR        | -55 to 95    | FR5989EP         |
| V62/16627-01XE        | Active | Production    | VQFN (RGC)   64 | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-3-260C-168 HR        | -55 to 95    | FR5989EP         |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF MSP430FR5989-EP:

Catalog: MSP430FR5989

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Nov-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$  Catalog - TI's standard catalog product

9 x 9, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224597/A





PLASTIC QUAD FLATPACK - NO LEAD




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025